{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T11:36:15Z","timestamp":1725536175115},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,3]]},"DOI":"10.1109\/isqed.2015.7085449","type":"proceedings-article","created":{"date-parts":[[2015,4,16]],"date-time":"2015-04-16T15:16:36Z","timestamp":1429197396000},"page":"337-344","source":"Crossref","is-referenced-by-count":2,"title":["Separation of concerns for hardware components of embedded systems in BIP"],"prefix":"10.1109","author":[{"given":"Maya H.","family":"Safieddine","sequence":"first","affiliation":[]},{"given":"Rouwaida","family":"Kanj","sequence":"additional","affiliation":[]},{"given":"Fadi A.","family":"Zaraket","sequence":"additional","affiliation":[]},{"given":"Ali","family":"Elzein","sequence":"additional","affiliation":[]},{"given":"Mohamad","family":"Jaber","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/323480.323482"},{"year":"0","key":"ref11"},{"key":"ref12","article-title":"From High-Level Modeling Towards Efficient and Trustworthy Circuits","author":"jaber","year":"2014","journal-title":"Technical report CoRR abs\/1409 8146"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-0817-5"},{"key":"ref14","article-title":"A framework for formal component-based software architecting","author":"chaudron","year":"2001","journal-title":"OOPSLA"},{"key":"ref15","article-title":"D-finder: A tool for compositional deadlockdetection and verification","author":"bensalem","year":"2009","journal-title":"Computer Aided Verification"},{"key":"ref16","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-642-14295-6_5","article-title":"ABC: An academic industrial-strength verification tool","author":"brayton","year":"2010","journal-title":"Computer Aided Verification"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/2254064.2254072"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2006.890107"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2003.1193228"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2008.4484652"},{"key":"ref5","article-title":"A Next-Generation Design Framework for Platform-based Design","author":"davare","year":"2007","journal-title":"DVCON"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.904101"},{"key":"ref7","article-title":"Test methodology for Freescale's high performance e600 core based on PowerPC® instruction set architecture","author":"tenderlot","year":"2005","journal-title":"IEEE ITC"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MS.2011.27"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/SEFM.2006.27"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2007.894428"}],"event":{"name":"2015 16th International Symposium on Quality Electronic Design (ISQED)","start":{"date-parts":[[2015,3,2]]},"location":"Santa Clara, CA, USA","end":{"date-parts":[[2015,3,4]]}},"container-title":["Sixteenth International Symposium on Quality Electronic Design"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7080985\/7085355\/07085449.pdf?arnumber=7085449","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,8,23]],"date-time":"2019-08-23T11:57:19Z","timestamp":1566561439000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7085449\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,3]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/isqed.2015.7085449","relation":{},"subject":[],"published":{"date-parts":[[2015,3]]}}}