{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T02:21:23Z","timestamp":1725502883233},"reference-count":7,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,3]]},"DOI":"10.1109\/isqed.2015.7085451","type":"proceedings-article","created":{"date-parts":[[2015,4,16]],"date-time":"2015-04-16T15:16:36Z","timestamp":1429197396000},"page":"357-360","source":"Crossref","is-referenced-by-count":1,"title":["Fail-safe I\/O to control RESET# pin of DDR3 SDRAM and achieve ultra-low system power"],"prefix":"10.1109","author":[{"given":"Rajat","family":"Chauhan","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Prajkta","family":"Vyavahare","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Siva","family":"Kothamasu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/4.508215"},{"key":"ref3","article-title":"Bus FET Switch Solutions for Live Insertion Applications","author":"nana","year":"2003","journal-title":"Texas Instruments Application Report"},{"key":"ref6","first-page":"222","article-title":"High voltage ESD protection strategies for USB and PCI applications for 180nm\/130nm\/90nm CMOS technologies","author":"jahanzeb","year":"2006","journal-title":"Electrical Overstress\/Electrostatic Discharge Symposium"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2002.1175850"},{"journal-title":"Method of designing fail-safe CMOS I\/O buffers whose external nodes accepts voltages higher than the maximum gate oxide opperating voltage","year":"0","key":"ref7"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/PRDC.2000.897280"},{"year":"0","key":"ref1"}],"event":{"name":"2015 16th International Symposium on Quality Electronic Design (ISQED)","start":{"date-parts":[[2015,3,2]]},"location":"Santa Clara, CA, USA","end":{"date-parts":[[2015,3,4]]}},"container-title":["Sixteenth International Symposium on Quality Electronic Design"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7080985\/7085355\/07085451.pdf?arnumber=7085451","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,24]],"date-time":"2017-03-24T14:30:53Z","timestamp":1490365853000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7085451\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,3]]},"references-count":7,"URL":"https:\/\/doi.org\/10.1109\/isqed.2015.7085451","relation":{},"subject":[],"published":{"date-parts":[[2015,3]]}}}