{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,14]],"date-time":"2026-01-14T01:01:48Z","timestamp":1768352508679,"version":"3.49.0"},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,3]]},"DOI":"10.1109\/isqed.2015.7085453","type":"proceedings-article","created":{"date-parts":[[2015,4,16]],"date-time":"2015-04-16T19:16:36Z","timestamp":1429211796000},"page":"366-370","source":"Crossref","is-referenced-by-count":5,"title":["Design and performance parameters of an ultra-low voltage, single supply 32bit processor implemented in 28nm FDSOI technology"],"prefix":"10.1109","author":[{"given":"S.","family":"Clerc","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"F.","family":"Abouzeid","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"D.A.","family":"Patel","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J-M.","family":"Daveau","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"C.","family":"Bottoni","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"L.","family":"Ciampolini","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"F.","family":"Giner","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"D.","family":"Meyer","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"R.","family":"Wilson","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"P.","family":"Roche","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.","family":"Naudet","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Virazel","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Bosio","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"P.","family":"Girard","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2012.6177104"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2008.4523185"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757509"},{"key":"ref13","author":"weicker","year":"1988","journal-title":"dhrystone test suite Siemens AG"},{"key":"ref14","author":"atkin","year":"0","journal-title":"Sieve of atkin"},{"key":"ref15","author":"hennessy","year":"2003","journal-title":"Computer Architecture A Quantitative Approach"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2012.6242497"},{"key":"ref3","year":"2012","journal-title":"Aeroflex Gaisler AB"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2012.6341282"},{"key":"ref5","doi-asserted-by":"crossref","first-page":"267","DOI":"10.1109\/IEDM.2007.4418919","article-title":"Fully-depleted soi technology using high-k and single-metal gate for 32 nm node lstp applications featuring 0.179 um2 6t-sram bitcell","author":"fenouillet-beranger","year":"2007","journal-title":"Electron Devices Meeting 2007 IEDM 2007 IEEE International"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2169689"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2013.6649108"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.837945"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1977.1050882"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2011.6044889"}],"event":{"name":"2015 16th International Symposium on Quality Electronic Design (ISQED)","location":"Santa Clara, CA, USA","start":{"date-parts":[[2015,3,2]]},"end":{"date-parts":[[2015,3,4]]}},"container-title":["Sixteenth International Symposium on Quality Electronic Design"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7080985\/7085355\/07085453.pdf?arnumber=7085453","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,23]],"date-time":"2017-06-23T09:35:51Z","timestamp":1498210551000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7085453\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,3]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/isqed.2015.7085453","relation":{},"subject":[],"published":{"date-parts":[[2015,3]]}}}