{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T11:48:43Z","timestamp":1759146523955},"reference-count":18,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,3]]},"DOI":"10.1109\/isqed.2015.7085455","type":"proceedings-article","created":{"date-parts":[[2015,4,16]],"date-time":"2015-04-16T15:16:36Z","timestamp":1429197396000},"page":"379-383","source":"Crossref","is-referenced-by-count":8,"title":["TDTB error detecting latches: Timing violation sensitivity analysis and optimization"],"prefix":"10.1109","author":[{"given":"Matheus T.","family":"Moreira","sequence":"first","affiliation":[]},{"given":"Dylan","family":"Hand","sequence":"additional","affiliation":[]},{"given":"Peter A.","family":"Beerel","sequence":"additional","affiliation":[]},{"given":"Ney L. V.","family":"Calazans","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2089657"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2007.23"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2013.6571964"},{"key":"ref13","article-title":"Critical Issues Regarding A Variation Resilient Flip-Flop","author":"sato","year":"2007","journal-title":"Workshop on Synthesis And System Integration of Mixed Information technologies"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2011.6122210"},{"key":"ref15","first-page":"761","article-title":"Digital Integrated Circuits: A Design Perspective","author":"rabaey","year":"2003"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391702"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2012.2187071"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2012.6187530"},{"key":"ref4","first-page":"264","article-title":"Razor-lite: A side-channel error-detection register for timing-margin recovery in 45nm SOI CMOS","author":"kim","year":"2013","journal-title":"IEEE International Solid-State Circuits Conference"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2012.6176659"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2012.6177103"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2007148"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2013.6523631"},{"key":"ref7","first-page":"24","article-title":"Stochastic analysis of Bubble Razor","author":"guowei","year":"2014","journal-title":"Proc Design Automation Test Europe Conf Exhibition"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2011.6044952"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2011.2121913"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/RME.2009.5201304"}],"event":{"name":"2015 16th International Symposium on Quality Electronic Design (ISQED)","start":{"date-parts":[[2015,3,2]]},"location":"Santa Clara, CA, USA","end":{"date-parts":[[2015,3,4]]}},"container-title":["Sixteenth International Symposium on Quality Electronic Design"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7080985\/7085355\/07085455.pdf?arnumber=7085455","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,24]],"date-time":"2017-03-24T14:34:31Z","timestamp":1490366071000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7085455\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,3]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/isqed.2015.7085455","relation":{},"subject":[],"published":{"date-parts":[[2015,3]]}}}