{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T08:17:40Z","timestamp":1730276260229,"version":"3.28.0"},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,3]]},"DOI":"10.1109\/isqed.2015.7085458","type":"proceedings-article","created":{"date-parts":[[2015,4,16]],"date-time":"2015-04-16T19:16:36Z","timestamp":1429211796000},"page":"397-401","source":"Crossref","is-referenced-by-count":4,"title":["A 2-layer laser multiplexed photonic network-on-chip"],"prefix":"10.1109","author":[{"given":"Dharanidhar","family":"Dang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Biplab","family":"Patra","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rabi","family":"Mahapatra","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","first-page":"2130","article-title":"Building manycore processor-to-DRAM networks with monolithic silicon photonics, High-Performance Interconnects, Symposium on","author":"batten","year":"2008","journal-title":"16th IEEE Symposium on High Performance Inter-connects"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1038\/ncomms4069"},{"journal-title":"Firefly Illuminating future network-on-chip with nanophotonics Intl Symposium on Computer Architecture (ISCA)","year":"2009","author":"pan","key":"ref10"},{"key":"ref6","first-page":"20258","volume":"19","author":"yang","year":"2011","journal-title":"Five-port optical router for photonic networks-on-chip Optics Express"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2009.5071460"},{"journal-title":"IPKISS - a generic and modular software framework for parametric design","year":"0","key":"ref8"},{"key":"ref7","first-page":"282","author":"morris","year":"2012","journal-title":"Dynamic Reconfiguration of 3D Photonic Networks-on-Chip for Maximizing Performance and Improving Fault Tolerance MICRO"},{"key":"ref2","article-title":"A low-power low-cost optical router for optical networks-on-chip in multiprocessor systems-on-chip","author":"gu","year":"1924","journal-title":"2009 IEEE Computer Society Annual Symposium on VISI"},{"key":"ref9","article-title":"Corona: System Implications of Emerging Nanopho-tonic Technology","author":"vantrease","year":"2008","journal-title":"ISCA '08"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2008.78"}],"event":{"name":"2015 16th International Symposium on Quality Electronic Design (ISQED)","start":{"date-parts":[[2015,3,2]]},"location":"Santa Clara, CA, USA","end":{"date-parts":[[2015,3,4]]}},"container-title":["Sixteenth International Symposium on Quality Electronic Design"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7080985\/7085355\/07085458.pdf?arnumber=7085458","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,24]],"date-time":"2017-03-24T18:30:41Z","timestamp":1490380241000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7085458\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,3]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/isqed.2015.7085458","relation":{},"subject":[],"published":{"date-parts":[[2015,3]]}}}