{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,11]],"date-time":"2026-07-11T16:40:17Z","timestamp":1783788017523,"version":"3.55.0"},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,3]]},"DOI":"10.1109\/isqed.2015.7085477","type":"proceedings-article","created":{"date-parts":[[2015,4,16]],"date-time":"2015-04-16T15:16:36Z","timestamp":1429197396000},"page":"507-511","source":"Crossref","is-referenced-by-count":5,"title":["Low power scheduling in high-level synthesis using dual-V<inf>th<\/inf> library"],"prefix":"10.1109","author":[{"given":"Samaneh","family":"Ghandali","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Bijan","family":"Alizadeh","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Zainalabedin","family":"Navabi","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.1998.655957"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2002.808436"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2003.821546"},{"key":"ref6","doi-asserted-by":"crossref","first-page":"68","DOI":"10.1109\/MC.2003.1250885","article-title":"Leakage Current: Moore's Law Meets Static Power","volume":"36","author":"kim","year":"2003","journal-title":"IEEE Computer"},{"key":"ref11","year":"0","journal-title":"Express High-level Synthesis Benchmarks"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.826551"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2013.6523605"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/1065579.1065634"},{"key":"ref2","article-title":"High-Level Analysis and Optimization","author":"raghunathan","year":"1998"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/LPD.1999.750412"},{"key":"ref1","article-title":"Low-Power CMOS VLSI Design","author":"roy","year":"2000"}],"event":{"name":"2015 16th International Symposium on Quality Electronic Design (ISQED)","location":"Santa Clara, CA, USA","start":{"date-parts":[[2015,3,2]]},"end":{"date-parts":[[2015,3,4]]}},"container-title":["Sixteenth International Symposium on Quality Electronic Design"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7080985\/7085355\/07085477.pdf?arnumber=7085477","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,23]],"date-time":"2017-06-23T05:35:52Z","timestamp":1498196152000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7085477\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,3]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/isqed.2015.7085477","relation":{},"subject":[],"published":{"date-parts":[[2015,3]]}}}