{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,28]],"date-time":"2025-10-28T10:44:23Z","timestamp":1761648263452},"reference-count":19,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,3]]},"DOI":"10.1109\/isqed.2015.7085490","type":"proceedings-article","created":{"date-parts":[[2015,4,16]],"date-time":"2015-04-16T19:16:36Z","timestamp":1429211796000},"page":"571-576","source":"Crossref","is-referenced-by-count":1,"title":["Virtual logic netlist: Enabling efficient RTL analysis"],"prefix":"10.1109","author":[{"given":"Spandana","family":"Rachamalla","sequence":"first","affiliation":[]},{"given":"Arun","family":"Joseph","sequence":"additional","affiliation":[]},{"given":"Rahul","family":"Rao","sequence":"additional","affiliation":[]},{"given":"Diwesh","family":"Pandey","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref10","DOI":"10.1145\/1629911.1629957"},{"year":"2007","key":"ref11"},{"key":"ref12","doi-asserted-by":"crossref","first-page":"726","DOI":"10.1145\/277044.277226","article-title":"Power considerations in the design of the Alpha 21264 microprocessor","author":"gowan","year":"1998","journal-title":"Proceedings 1998 Design and Automation Conference 35th DAC (Cat No 98CH36175) DAC"},{"doi-asserted-by":"publisher","key":"ref13","DOI":"10.1145\/1391469.1391637"},{"key":"ref14","first-page":"230","author":"kuo","year":"2008","journal-title":"A novel sequential circuit optimization with clock gating logic In Proc of the ICCAD '08"},{"year":"0","author":"sundaresan","article-title":"A Tool for Exploring Advanced RTL Clock Gating Opportunities in Microprocessor Design","key":"ref15"},{"doi-asserted-by":"publisher","key":"ref16","DOI":"10.1109\/ICCAD.2013.6691157"},{"key":"ref17","article-title":"Integrated Data Model","author":"morrel","year":"2000","journal-title":"IEEE\/DATC Electronic Design Processes Workshop"},{"key":"ref18","article-title":"OpenAccess Adoption","author":"morrel","year":"2004","journal-title":"OpenAccess Developers' Forum"},{"key":"ref19","article-title":"POWER8: A server-class processor in 22nm SOI with 7.6 Tb\/s off-chip bandwidth","author":"fluhr","year":"2014","journal-title":"Proc Int l Solid-States Circuits Conf (ISSCC)"},{"key":"ref4","first-page":"626","article-title":"BDD decomposition for efficient logic synthesis","author":"yang","year":"1999","journal-title":"Computer Design 1999 (ICCD '99) International Conference on"},{"key":"ref3","first-page":"289","article-title":"VDHL\/Verilog expertise and gate synthesis automation system","author":"guy","year":"0","journal-title":"Patent US 6"},{"doi-asserted-by":"publisher","key":"ref6","DOI":"10.1109\/DAC.1996.545580"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1145\/266021.266044"},{"key":"ref8","first-page":"460","author":"chauhan","year":"0","journal-title":"2009 Non-cycle-accurate sequential equivalence checking In Proceedings of the 46th Annual Design Automation Conference (DAC '09)"},{"key":"ref7","first-page":"259","article-title":"Scalable Sequential Equivalence Checking across Arbitrary Design Transformations","author":"baumgartner","year":"2007","journal-title":"Computer Design 2006 ICCD 2006 International Conference on"},{"key":"ref2","first-page":"289","article-title":"Netlist analysis tool by degree of conformity","author":"guy","year":"0","journal-title":"Patent US 6"},{"key":"ref1","first-page":"238","article-title":"Stretching the limits of clock-gating efficiency in server-class processors","author":"hans","year":"2005","journal-title":"High-Performance Computer Architecture 2005 HPCA-11 11th International Symposium on"},{"year":"2011","author":"asok kumar","article-title":"Variation-Conscious Formal Timing Verification in RTL","key":"ref9"}],"event":{"name":"2015 16th International Symposium on Quality Electronic Design (ISQED)","start":{"date-parts":[[2015,3,2]]},"location":"Santa Clara, CA, USA","end":{"date-parts":[[2015,3,4]]}},"container-title":["Sixteenth International Symposium on Quality Electronic Design"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7080985\/7085355\/07085490.pdf?arnumber=7085490","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,23]],"date-time":"2017-06-23T09:35:49Z","timestamp":1498210549000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7085490\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,3]]},"references-count":19,"URL":"https:\/\/doi.org\/10.1109\/isqed.2015.7085490","relation":{},"subject":[],"published":{"date-parts":[[2015,3]]}}}