{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T17:49:57Z","timestamp":1729619397917,"version":"3.28.0"},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,3]]},"DOI":"10.1109\/isqed.2015.7085493","type":"proceedings-article","created":{"date-parts":[[2015,4,16]],"date-time":"2015-04-16T15:16:36Z","timestamp":1429197396000},"page":"589-593","source":"Crossref","is-referenced-by-count":3,"title":["Layout-aware analog synthesis environment with yield consideration"],"prefix":"10.1109","author":[{"given":"Hsin-Ju","family":"Chang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yen-Lung","family":"Chen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Conan","family":"Yeh","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chien-Nan Jimmy","family":"Liu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2011.6105309"},{"key":"ref11","doi-asserted-by":"crossref","first-page":"330","DOI":"10.1109\/4.75012","article-title":"Koan\/Anagram II: New Tools for Device-Level Analog Placement and Routing","volume":"26","author":"lampaert","year":"1991","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.878475"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.2009137"},{"journal-title":"Laker™ from Synopsys","year":"0","key":"ref14"},{"key":"ref15","article-title":"LASER - Layout-aware Analog Synthesis Environment on Laker","author":"liao","year":"2013","journal-title":"Proc Great Lakes Symposium on VLSI"},{"key":"ref16","first-page":"59","article-title":"A Bias-Driven Approach to Improve the Efficiency of Automatic Design Optimization for CMOS OP-Amps","author":"cheng","year":"2012","journal-title":"Proc Asia Symp Quality Electron Design"},{"journal-title":"ILOG CPLEX™ from IBM","year":"0","key":"ref17"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2000.852720"},{"journal-title":"Analog Design Centering and Sizing","year":"2007","author":"graeb","key":"ref3"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2030351"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2010.5456971"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228458"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2011.6105379"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2011.5770730"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2006.889371"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2010.5654239"}],"event":{"name":"2015 16th International Symposium on Quality Electronic Design (ISQED)","start":{"date-parts":[[2015,3,2]]},"location":"Santa Clara, CA, USA","end":{"date-parts":[[2015,3,4]]}},"container-title":["Sixteenth International Symposium on Quality Electronic Design"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7080985\/7085355\/07085493.pdf?arnumber=7085493","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,23]],"date-time":"2017-06-23T05:35:52Z","timestamp":1498196152000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7085493\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,3]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/isqed.2015.7085493","relation":{},"subject":[],"published":{"date-parts":[[2015,3]]}}}