{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T19:27:08Z","timestamp":1725478028881},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,3]]},"DOI":"10.1109\/isqed.2015.7085495","type":"proceedings-article","created":{"date-parts":[[2015,4,16]],"date-time":"2015-04-16T15:16:36Z","timestamp":1429197396000},"page":"599-603","source":"Crossref","is-referenced-by-count":0,"title":["Technology\/circuit co-optimization and benchmarking for graphene interconnects at Sub-10nm technology node"],"prefix":"10.1109","author":[{"given":"Chenyun","family":"Pan","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Praveen","family":"Raghavan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Francky","family":"Catthoor","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zsolt","family":"Tokei","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Azad","family":"Naeemi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/EPEPS.2012.6457837"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2012.2208753"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1016\/j.ssc.2008.02.024"},{"journal-title":"International Technology Roadmap for Semiconductors (ITRS)","year":"2012","key":"ref6"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1038\/nnano.2010.172"},{"key":"ref5","article-title":"A large scale systematic study of graphene\/metal contact resistance using cTLM","author":"politou","year":"0","journal-title":"Phantoms Foundation 2014"},{"key":"ref12","article-title":"Simplistic simulation based device VT targeting technique to determine technology high density LELE gate patterned FinFET SRAM in sub-10nm era","author":"sakhare","year":"0","journal-title":"IEEE Transactions on Electron Devices 2014"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2014.6946037"},{"journal-title":"TMA RAPHAEL Interconnect Analysis Program","year":"1996","key":"ref7"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2009.2026122"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ARITH.1999.762825"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1038\/nnano.2007.300"}],"event":{"name":"2015 16th International Symposium on Quality Electronic Design (ISQED)","start":{"date-parts":[[2015,3,2]]},"location":"Santa Clara, CA, USA","end":{"date-parts":[[2015,3,4]]}},"container-title":["Sixteenth International Symposium on Quality Electronic Design"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7080985\/7085355\/07085495.pdf?arnumber=7085495","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,24]],"date-time":"2017-03-24T14:27:17Z","timestamp":1490365637000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7085495\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,3]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/isqed.2015.7085495","relation":{},"subject":[],"published":{"date-parts":[[2015,3]]}}}