{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,3]],"date-time":"2024-09-03T22:45:48Z","timestamp":1725403548763},"reference-count":9,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,3]]},"DOI":"10.1109\/isqed.2016.7479150","type":"proceedings-article","created":{"date-parts":[[2016,5,26]],"date-time":"2016-05-26T16:27:41Z","timestamp":1464280061000},"page":"18-23","source":"Crossref","is-referenced-by-count":1,"title":["Variability- and correlation-aware logical effort for near-threshold circuit design"],"prefix":"10.1109","author":[{"given":"Jun","family":"Shiomi","sequence":"first","affiliation":[]},{"given":"Tohru","family":"Ishihara","sequence":"additional","affiliation":[]},{"given":"Hidetoshi","family":"Onodera","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","article-title":"Logical Effort: Designing Fast CMOS Circuits","author":"sutherland","year":"0","journal-title":"ser The Morgan Kaufmann Series in Computer Architecture and Design Series"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1975.1050587"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2014.6783333"},{"key":"ref5","first-page":"425","article-title":"Sub-threshold logical effort: a systematic framework for optimal subthreshold device sizing","author":"keane","year":"2006","journal-title":"ACM\/IEEE Design Automation Conference"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228533"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2282316"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1975.1050569"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1989.572629"},{"key":"ref1","first-page":"66","article-title":"A 280mV-to-1.2V Wide-Operating-Range IA-32 Processor in 32nm CMOS","author":"jain","year":"2012","journal-title":"IEEE International Solid-State Circuits Conference"}],"event":{"name":"2016 17th International Symposium on Quality Electronic Design (ISQED)","start":{"date-parts":[[2016,3,15]]},"location":"Santa Clara, CA, USA","end":{"date-parts":[[2016,3,16]]}},"container-title":["2016 17th International Symposium on Quality Electronic Design (ISQED)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7470728\/7479140\/07479150.pdf?arnumber=7479150","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2016,9,23]],"date-time":"2016-09-23T15:58:53Z","timestamp":1474646333000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7479150\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,3]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/isqed.2016.7479150","relation":{},"subject":[],"published":{"date-parts":[[2016,3]]}}}