{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,1]],"date-time":"2025-11-01T21:42:43Z","timestamp":1762033363831,"version":"3.41.2"},"reference-count":10,"publisher":"IEEE","license":[{"start":{"date-parts":[[2016,3,1]],"date-time":"2016-03-01T00:00:00Z","timestamp":1456790400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2016,3,1]],"date-time":"2016-03-01T00:00:00Z","timestamp":1456790400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,3]]},"DOI":"10.1109\/isqed.2016.7479152","type":"proceedings-article","created":{"date-parts":[[2016,5,26]],"date-time":"2016-05-26T16:27:41Z","timestamp":1464280061000},"page":"29-34","source":"Crossref","is-referenced-by-count":5,"title":["Optimization of dynamic power consumption in multi-tier gate-level monolithic 3D ICs"],"prefix":"10.1109","author":[{"given":"Sheng-En David","family":"Lin","sequence":"first","affiliation":[{"name":"School of Electrical Engineering and Computer Science, Washington State University, USA"}]},{"given":"Partha Pratim","family":"Pande","sequence":"additional","affiliation":[{"name":"School of Electrical Engineering and Computer Science, Washington State University, USA"}]},{"given":"Dae Hyun","family":"Kim","sequence":"additional","affiliation":[{"name":"School of Electrical Engineering and Computer Science, Washington State University, USA"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/2627369.2627642"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1147\/JRD.2008.5388564"},{"journal-title":"HMeTiS A Hypergraph Partitioning Package Version 1 5 3","year":"0","author":"karypis","key":"ref10"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2011.5722210"},{"key":"ref5","doi-asserted-by":"crossref","first-page":"1384","DOI":"10.1109\/TCAD.2014.2329472","article-title":"TSV-Aware Interconnect Distribution Models for Prediction of Delay and Power Consumption of 3-D Stacked ICs","volume":"33","author":"kim","year":"2014","journal-title":"IEEE Trans on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2013.6509679"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2013.2273986"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2007.373894"},{"journal-title":"Nangate 45nm open cell library","year":"0","key":"ref9"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2013.6724593"}],"event":{"name":"2016 17th International Symposium on Quality Electronic Design (ISQED)","start":{"date-parts":[[2016,3,15]]},"location":"Santa Clara, CA, USA","end":{"date-parts":[[2016,3,16]]}},"container-title":["2016 17th International Symposium on Quality Electronic Design (ISQED)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7470728\/7479140\/07479152.pdf?arnumber=7479152","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,7,30]],"date-time":"2025-07-30T18:39:44Z","timestamp":1753900784000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/7479152\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,3]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/isqed.2016.7479152","relation":{},"subject":[],"published":{"date-parts":[[2016,3]]}}}