{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T02:25:58Z","timestamp":1725416758030},"reference-count":26,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,3]]},"DOI":"10.1109\/isqed.2016.7479177","type":"proceedings-article","created":{"date-parts":[[2016,5,26]],"date-time":"2016-05-26T16:27:41Z","timestamp":1464280061000},"page":"63-68","source":"Crossref","is-referenced-by-count":2,"title":["Memory-aware circuit overlay NoCs for latency optimized GPGPU architectures"],"prefix":"10.1109","author":[{"given":"Venkata Yaswanth","family":"Raparti","sequence":"first","affiliation":[]},{"given":"Sudeep","family":"Pasricha","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2012.6378671"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744803"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/HOTI.2008.22"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522334"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.080"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744879"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488778"},{"key":"ref17","article-title":"Deja vu switching for multiplane nocs","author":"abousamra","year":"2012","journal-title":"Proc NOCS"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/HOTI.2009.15"},{"journal-title":"GPGPU-Sim","year":"0","key":"ref19"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.4378783"},{"key":"ref3","article-title":"Neither More Nor Less: Optimizing Thread-level Parallelism for GPGPUs","author":"kayiran","year":"2013","journal-title":"Proc PACT"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/2504906"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2008.4771803"},{"journal-title":"Cuda Toolkit & Sdk","year":"0","key":"ref8"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.4378780"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/2751205.2751234"},{"journal-title":"OpenCL toolkit","year":"0","key":"ref9"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/2692916.2555254"},{"journal-title":"GPGPU-Sim benchmarks","year":"0","key":"ref20"},{"journal-title":"MIT DSENT simulator","year":"0","key":"ref22"},{"journal-title":"Noxim Simulator","year":"0","key":"ref21"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/2508148.2485964"},{"journal-title":"GPUWATTCH simulator","year":"0","key":"ref23"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2014.6783309"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2014.47"}],"event":{"name":"2016 17th International Symposium on Quality Electronic Design (ISQED)","start":{"date-parts":[[2016,3,15]]},"location":"Santa Clara, CA, USA","end":{"date-parts":[[2016,3,16]]}},"container-title":["2016 17th International Symposium on Quality Electronic Design (ISQED)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7470728\/7479140\/07479177.pdf?arnumber=7479177","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2016,9,23]],"date-time":"2016-09-23T15:58:56Z","timestamp":1474646336000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7479177\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,3]]},"references-count":26,"URL":"https:\/\/doi.org\/10.1109\/isqed.2016.7479177","relation":{},"subject":[],"published":{"date-parts":[[2016,3]]}}}