{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T04:14:59Z","timestamp":1725423299799},"reference-count":20,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,3]]},"DOI":"10.1109\/isqed.2016.7479178","type":"proceedings-article","created":{"date-parts":[[2016,5,26]],"date-time":"2016-05-26T20:27:41Z","timestamp":1464294461000},"page":"69-74","source":"Crossref","is-referenced-by-count":2,"title":["Design guidelines for embeded NoCs on FPGAs"],"prefix":"10.1109","author":[{"given":"Noha","family":"Gamal","sequence":"first","affiliation":[]},{"given":"Hossam","family":"Fahmy","sequence":"additional","affiliation":[]},{"given":"Yehea","family":"Ismail","sequence":"additional","affiliation":[]},{"given":"Hassan","family":"Mostafa","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"Virtex-5 family overview","article-title":"Xilinx Inc.","year":"2009","key":"ref10"},{"journal-title":"Virtex-5 FPGA User Guide","article-title":"Xilinx Inc.","year":"2012","key":"ref11"},{"year":"2011","key":"ref12"},{"year":"0","key":"ref13"},{"key":"ref14","first-page":"65","article-title":"A Functional 0.69 ?m2 Embedded 6T-SRAM bit cell for 65nm CMOS platform","author":"arnaud","year":"2003","journal-title":"Symp VLSI Technol Digest Tech Papers"},{"journal-title":"Physical Syntesis and Optimization with ISE 9 1i","article-title":"Xilinx Inc.","year":"2007","key":"ref15"},{"year":"0","key":"ref16"},{"journal-title":"Virtex-5 FPGA System Power Design Considerations","article-title":"Xilinx Inc.","year":"2008","key":"ref17"},{"journal-title":"Virtex-5 Libraries Guide for HDL Designs","article-title":"Xilinx Inc.","year":"2011","key":"ref18"},{"year":"0","key":"ref19"},{"journal-title":"CONNECT CONfigurable NEtwork Creation Tool","year":"2012","author":"papamichael","key":"ref4"},{"journal-title":"Efficient Microarchitecture for Network-on-Chip Routers","year":"2012","author":"becker","key":"ref3"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.884574"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/2145694.2145703"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2013.6645496"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2012.6412118"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2008.4629905"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ICEAC.2015.7352172"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2015.7169021"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/NEWCAS.2015.7182062"}],"event":{"name":"2016 17th International Symposium on Quality Electronic Design (ISQED)","start":{"date-parts":[[2016,3,15]]},"location":"Santa Clara, CA, USA","end":{"date-parts":[[2016,3,16]]}},"container-title":["2016 17th International Symposium on Quality Electronic Design (ISQED)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7470728\/7479140\/07479178.pdf?arnumber=7479178","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2016,9,23]],"date-time":"2016-09-23T19:58:56Z","timestamp":1474660736000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7479178\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,3]]},"references-count":20,"URL":"https:\/\/doi.org\/10.1109\/isqed.2016.7479178","relation":{},"subject":[],"published":{"date-parts":[[2016,3]]}}}