{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,28]],"date-time":"2025-10-28T10:45:56Z","timestamp":1761648356326,"version":"3.28.0"},"reference-count":27,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,3]]},"DOI":"10.1109\/isqed.2016.7479180","type":"proceedings-article","created":{"date-parts":[[2016,5,26]],"date-time":"2016-05-26T16:27:41Z","timestamp":1464280061000},"page":"81-87","source":"Crossref","is-referenced-by-count":3,"title":["Exploring the use of volatile STT-RAM for energy efficient video processing"],"prefix":"10.1109","author":[{"family":"Hengyu Zhao","sequence":"first","affiliation":[]},{"given":"Hongbin","family":"Sun","sequence":"additional","affiliation":[]},{"family":"Qiang Yang","sequence":"additional","affiliation":[]},{"family":"Tai Min","sequence":"additional","affiliation":[]},{"family":"Nanning Zheng","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757390"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2011.2182072"},{"key":"ref12","article-title":"Intelligent sharpness enhancement for video postprocessing","author":"caviedes","year":"2006","journal-title":"EUSIPCO"},{"key":"ref13","first-page":"297","article-title":"Design and implementation of a video display processing SoC for full HD LCD TV","author":"sun","year":"2012","journal-title":"ISOCC"},{"key":"ref14","first-page":"236","article-title":"A 7ns-access-time 25uW\/MHz 128kb SRAM for low-power fast wake-up MCU in 65nm CMOS with 27fA\/b retention current","author":"fukuda","year":"2014","journal-title":"ISSCC"},{"key":"ref15","first-page":"324","article-title":"A 1.1GHz 12uA\/Mb-leakage SRAM design in 65nm ultra-low-power CMOS with integrated leakage reduction for mobile applications","author":"wang","year":"2007","journal-title":"ISSCC"},{"key":"ref16","first-page":"456","article-title":"A 4.0 GHz 291Mb voltage-scalable SRAM design in 32n-m high-K metal-gate CMOS with integrated power management","author":"wang","year":"2007","journal-title":"ISSCC"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2055906"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1088\/0953-8984\/19\/16\/165209"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2009.5424242"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2011.5749716"},{"key":"ref27","first-page":"2275","article-title":"Hetergeneous SRAM cell Sizing for low-power H.264 applications","volume":"59","author":"kwon","year":"2012","journal-title":"IEEE TCS"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2009.4798259"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155659"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228406"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2014.7001343"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2014.2360527"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2090914"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2013.6691150"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2035509"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2012.06.035"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1002\/9780470828519"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2011.6105370"},{"key":"ref24","first-page":"264","article-title":"Energy reduction for STT-RAM using early write termination","author":"zhou","year":"2011","journal-title":"ICCAD"},{"key":"ref23","article-title":"CACTI 6.0: A tool to model large caches","author":"muralimanohar","year":"2009","journal-title":"HP Labs"},{"key":"ref26","first-page":"600","article-title":"Image quality assessment: from error visibility to structural similarity","volume":"13","author":"wang","year":"2004","journal-title":"IEEE TIP"},{"key":"ref25","first-page":"229","article-title":"Variable-energy write STT-RAM architecture with bitwise write-completion monitoring","author":"zheng","year":"2013","journal-title":"ISLPED"}],"event":{"name":"2016 17th International Symposium on Quality Electronic Design (ISQED)","start":{"date-parts":[[2016,3,15]]},"location":"Santa Clara, CA, USA","end":{"date-parts":[[2016,3,16]]}},"container-title":["2016 17th International Symposium on Quality Electronic Design (ISQED)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7470728\/7479140\/07479180.pdf?arnumber=7479180","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2016,9,23]],"date-time":"2016-09-23T15:58:57Z","timestamp":1474646337000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7479180\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,3]]},"references-count":27,"URL":"https:\/\/doi.org\/10.1109\/isqed.2016.7479180","relation":{},"subject":[],"published":{"date-parts":[[2016,3]]}}}