{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T02:12:24Z","timestamp":1725588744287},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,3]]},"DOI":"10.1109\/isqed.2016.7479195","type":"proceedings-article","created":{"date-parts":[[2016,5,26]],"date-time":"2016-05-26T16:27:41Z","timestamp":1464280061000},"page":"169-172","source":"Crossref","is-referenced-by-count":1,"title":["Performance evaluation of stacked gate-all-around MOSFETs at 7 and 10 nm technology nodes"],"prefix":"10.1109","author":[{"given":"Meng-Yen","family":"Wu","sequence":"first","affiliation":[]},{"given":"Meng-Hsueh","family":"Chiang","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/16.141237"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/16.249482"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2010.2052231"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/55.553049"},{"journal-title":"International Technology Roadmap for Semiconductors","year":"2013","key":"ref14"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2006.346955"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2012.6479001"},{"key":"ref6","first-page":"27.6.1","article-title":"III-V gate-alI-around nanowire MOSFET process technology: From 3D to 4D","author":"gu","year":"2012","journal-title":"IEDM Tech Dig"},{"key":"ref5","first-page":"23","article-title":"20–80nm channel length InGaAs gate-all-around nanowire MOSFETs with EOT=1.2nm and lowest SS=63mV\/dec","author":"gu","year":"2012","journal-title":"IEDM Tech Dig"},{"journal-title":"Synopsys Sentaurus Device User Guide Version G-2012 06","year":"2012","key":"ref8"},{"key":"ref7","first-page":"1","article-title":"Comparison of 10 nm GAA vs. FinFET 6-T SRAM performance and yield","author":"liao","year":"2014","journal-title":"Proc EuroSOI Tarragona Spain"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2012.6478969"},{"key":"ref1","first-page":"131","article-title":"A 22nm high performance and low-power CMOS technology featuring fully-depleted tri-gate transistors, self-aligned contacts and high density MIM capacitors","author":"auth","year":"2012","journal-title":"VLSI Symp Tech Dig"},{"key":"ref9","first-page":"137","article-title":"6-T SRAM cell design with gate-all-around silicon nanowire MOSFETs","author":"liao","year":"2013","journal-title":"Proc VLSI-TSA Symp"}],"event":{"name":"2016 17th International Symposium on Quality Electronic Design (ISQED)","start":{"date-parts":[[2016,3,15]]},"location":"Santa Clara, CA, USA","end":{"date-parts":[[2016,3,16]]}},"container-title":["2016 17th International Symposium on Quality Electronic Design (ISQED)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7470728\/7479140\/07479195.pdf?arnumber=7479195","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2016,9,23]],"date-time":"2016-09-23T15:59:04Z","timestamp":1474646344000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7479195\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,3]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/isqed.2016.7479195","relation":{},"subject":[],"published":{"date-parts":[[2016,3]]}}}