{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T11:55:37Z","timestamp":1759146937329,"version":"3.28.0"},"reference-count":20,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,3]]},"DOI":"10.1109\/isqed.2016.7479201","type":"proceedings-article","created":{"date-parts":[[2016,5,26]],"date-time":"2016-05-26T20:27:41Z","timestamp":1464294461000},"page":"205-210","source":"Crossref","is-referenced-by-count":1,"title":["Low-leakage and process-variation-tolerant write-read disturb-free 9T SRAM cell using CMOS and FinFETs"],"prefix":"10.1109","author":[{"given":"Ayushparth","family":"Sharma","sequence":"first","affiliation":[]},{"given":"Kusum","family":"Lata","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2006.877276"},{"key":"ref11","article-title":"A low power 8T SRAM cell design technique for CNFET","volume":"1","author":"kim","year":"2008","journal-title":"ISOCC"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2009.5236035"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2013.04.007"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2001903"},{"journal-title":"Berkeley predictive technology model","year":"0","key":"ref15"},{"key":"ref16","first-page":"128","article-title":"Stable SRAM cell design 32nm node & beyond","author":"chang","year":"2005","journal-title":"Sym VLSI Tech Dig"},{"key":"ref17","first-page":"488","article-title":"Characterization of novel nine-transistor SRAM cell","volume":"16","author":"liu","year":"2008","journal-title":"IEEE TVLSI"},{"key":"ref18","first-page":"520","article-title":"A 130 mV SRAM with xpanded write and read margins for subthreshold applications","volume":"46","author":"cheng","year":"2011","journal-title":"IEEE JSSC"},{"key":"ref19","first-page":"851","article-title":"Leakage Minimization of SRAM Cells in a Dual-Vt and Dual-Tox Technology","volume":"16","author":"amelifard","year":"2008","journal-title":"IEEE TVLSI"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2006.229421"},{"key":"ref3","first-page":"140","article-title":"Dyanmic leakage cutoff scheme for low-voltage SRAMs","author":"kawaguchi","year":"1998","journal-title":"VLSI Circuits Symp Dig"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1007\/978-0-387-71713-5"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2007.895879"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2005.1494078"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2010.2096225"},{"key":"ref2","first-page":"1859","article-title":"Modelling of failure probability and statistical design SRAM array for yield enhancement in nanoscaled CMOS","volume":"24","author":"mukhopadhyay","year":"2005","journal-title":"IEEE TCAD"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"525","DOI":"10.1147\/rd.475.0525","article-title":"Review and future prospects of low-voltage RAM circuits","volume":"47","author":"yoshinobu","year":"2003","journal-title":"IBM J Res Develop"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.893584"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2100834"}],"event":{"name":"2016 17th International Symposium on Quality Electronic Design (ISQED)","start":{"date-parts":[[2016,3,15]]},"location":"Santa Clara, CA","end":{"date-parts":[[2016,3,16]]}},"container-title":["2016 17th International Symposium on Quality Electronic Design (ISQED)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7470728\/7479140\/07479201.pdf?arnumber=7479201","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,4,19]],"date-time":"2019-04-19T01:13:58Z","timestamp":1555636438000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/7479201\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,3]]},"references-count":20,"URL":"https:\/\/doi.org\/10.1109\/isqed.2016.7479201","relation":{},"subject":[],"published":{"date-parts":[[2016,3]]}}}