{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T20:35:59Z","timestamp":1725482159225},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,3]]},"DOI":"10.1109\/isqed.2016.7479203","type":"proceedings-article","created":{"date-parts":[[2016,5,26]],"date-time":"2016-05-26T16:27:41Z","timestamp":1464280061000},"page":"215-220","source":"Crossref","is-referenced-by-count":0,"title":["Device\/system performance modeling of stacked lateral NWFET logic"],"prefix":"10.1109","author":[{"family":"Victor Huang","sequence":"first","affiliation":[]},{"given":"Chenyun","family":"Pan","sequence":"additional","affiliation":[]},{"given":"Dmitry","family":"Yakimets","sequence":"additional","affiliation":[]},{"given":"Praveen","family":"Raghavan","sequence":"additional","affiliation":[]},{"given":"Azad","family":"Naeemi","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"Raphael Interconnect Analysis Program Reference Manual Version G-2012 06","article-title":"Synopsys Inc.","year":"2012","key":"ref4"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ICICDT.2015.7165887"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2014.6894407"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2012.2193129"},{"key":"ref5","article-title":"IntSim: A CAD tool for Optimization of Multi-level Interconnect Networks","author":"sekar","year":"2007","journal-title":"Proc IEEE Int Conf on Computer-Aided Design"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1149\/06102.0225ecst"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ASMC.2010.5551461"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2015.2461457"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2014.7047001"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2015.2414924"}],"event":{"name":"2016 17th International Symposium on Quality Electronic Design (ISQED)","start":{"date-parts":[[2016,3,15]]},"location":"Santa Clara, CA, USA","end":{"date-parts":[[2016,3,16]]}},"container-title":["2016 17th International Symposium on Quality Electronic Design (ISQED)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7470728\/7479140\/07479203.pdf?arnumber=7479203","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2016,9,23]],"date-time":"2016-09-23T15:59:07Z","timestamp":1474646347000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7479203\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,3]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/isqed.2016.7479203","relation":{},"subject":[],"published":{"date-parts":[[2016,3]]}}}