{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T06:14:43Z","timestamp":1729664083168,"version":"3.28.0"},"reference-count":25,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,3]]},"DOI":"10.1109\/isqed.2016.7479204","type":"proceedings-article","created":{"date-parts":[[2016,5,26]],"date-time":"2016-05-26T16:27:41Z","timestamp":1464280061000},"page":"221-226","source":"Crossref","is-referenced-by-count":0,"title":["Accelerating physical level sub-component power simulation by online power partitioning"],"prefix":"10.1109","author":[{"given":"Siddharth S.","family":"Bhargav","sequence":"first","affiliation":[]},{"given":"Andrew","family":"Kolb","sequence":"additional","affiliation":[]},{"given":"Young H.","family":"Cho","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.36"},{"key":"ref11","first-page":"96","article-title":"Powerplay - fast dynamic power estimation based on logic simulation","author":"krodel","year":"1991","journal-title":"Proc IEEE ICCD"},{"key":"ref12","doi-asserted-by":"crossref","first-page":"173","DOI":"10.1145\/74382.74412","article-title":"irsim: an incremental mos switch-level simulator","author":"salz","year":"1989","journal-title":"26th ACM\/IEEE Design Automation Conference"},{"key":"ref13","article-title":"Aroma: A highly accurate microcomponent-based approach for embedded processor power analysis","author":"huang","year":"2015","journal-title":"Proc IEEE ASP-DAC"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/DCIS.2015.7388587"},{"key":"ref15","doi-asserted-by":"crossref","first-page":"520","DOI":"10.1109\/92.736123","article-title":"Cycle-accurate macromodels for rt-level power analysis","volume":"6","author":"wu","year":"1998","journal-title":"IEEE Trans VLSI"},{"key":"ref16","first-page":"95","article-title":"Test generation for ground bounce in internal logic circuitry","author":"chang","year":"1999","journal-title":"Proc IEEE VTS"},{"journal-title":"Lessons in Estimation Theory for Signal Processing Communication and Control","year":"1995","author":"mendel","key":"ref17"},{"key":"ref18","first-page":"329","article-title":"Bad data analysis for energy system state estimation","volume":"94","author":"handschin","year":"1975","journal-title":"Proc IEEE Energy Apparatus and Systems"},{"key":"ref19","first-page":"130","article-title":"Energy system static-state estimation, part III: Implementation","author":"schweppe","year":"1970","journal-title":"Proc IEEE Energy Apparatus and Systems"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/92.386219"},{"key":"ref3","article-title":"Evaluating the effectiveness of model-based power characterization","author":"mccullough","year":"2011","journal-title":"Proc USENIX"},{"key":"ref6","doi-asserted-by":"crossref","first-page":"191","DOI":"10.1109\/LPE.2000.155276","article-title":"speeding up power estimation of embedded software","author":"sama","year":"2000","journal-title":"ISLPED 00 the 2000 International Symposium on Low Power Electronics and Design (Cat No 00TH8514) LPE-00"},{"key":"ref5","doi-asserted-by":"crossref","first-page":"1080","DOI":"10.1109\/43.736182","article-title":"Microprocessor power estimation using profile-driven program synthesis","author":"hsieh","year":"1998","journal-title":"IEEE Trans on CAD"},{"journal-title":"The MOSSIM Simulation Engine","year":"1984","author":"dally","key":"ref8"},{"key":"ref7","article-title":"Estimation of design characteristics at rtl modeling level using systemc","volume":"35","author":"damasevicius","year":"2015","journal-title":"Proc Info Tech And Cont"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/2254756.2254827"},{"journal-title":"SPICE2A spatial parallel architecture for accelerating the spice circuit simulator","year":"2010","author":"kapre","key":"ref9"},{"year":"0","key":"ref1"},{"year":"0","key":"ref20"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1997.597174"},{"year":"0","key":"ref21"},{"key":"ref24","first-page":"50","article-title":"Network-flow-based multiway partitioning with area and pin constraints","volume":"17","author":"liu","year":"0","journal-title":"IEEE Trans CAD"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/224081.224096"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/217474.217599"}],"event":{"name":"2016 17th International Symposium on Quality Electronic Design (ISQED)","start":{"date-parts":[[2016,3,15]]},"location":"Santa Clara, CA, USA","end":{"date-parts":[[2016,3,16]]}},"container-title":["2016 17th International Symposium on Quality Electronic Design (ISQED)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7470728\/7479140\/07479204.pdf?arnumber=7479204","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,24]],"date-time":"2017-06-24T11:08:50Z","timestamp":1498302530000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7479204\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,3]]},"references-count":25,"URL":"https:\/\/doi.org\/10.1109\/isqed.2016.7479204","relation":{},"subject":[],"published":{"date-parts":[[2016,3]]}}}