{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T18:22:10Z","timestamp":1725474130557},"reference-count":20,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,3]]},"DOI":"10.1109\/isqed.2016.7479209","type":"proceedings-article","created":{"date-parts":[[2016,5,26]],"date-time":"2016-05-26T20:27:41Z","timestamp":1464294461000},"page":"252-257","source":"Crossref","is-referenced-by-count":0,"title":["Performance modeling and optimization for on-chip interconnects in 3D memory arrays"],"prefix":"10.1109","author":[{"given":"Javaneh","family":"Mohseni","sequence":"first","affiliation":[]},{"given":"Chenyun","family":"Pan","sequence":"additional","affiliation":[]},{"given":"Azad","family":"Naeemi","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2009.2026196"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/5.929647"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISAPM.2011.6105753"},{"key":"ref13","first-page":"1","article-title":"Interconnect Test for 3D Stacked Memory-On-Logic","author":"taouil","year":"2014","journal-title":"Proc Design Automation Test Europe Conf Exhibition"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/IITC.2002.1014921"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1063\/1.1834982"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2012.2224663"},{"journal-title":"International Technology Roadmap for Semiconductors","year":"2013","key":"ref17"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2009.2026200"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1147\/rd.462.0187"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2010.5699218"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/IITC.2013.6615597"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.1998.658762"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2013.6509630"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2015.2394366"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2596672"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1002\/9783527623051"},{"article-title":"Exascale computing study: Technology challenges in achieving exascale systems”, Editor & Study Lead","year":"2008","author":"kogge","key":"ref1"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/5.915376"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2005.1609344"}],"event":{"name":"2016 17th International Symposium on Quality Electronic Design (ISQED)","start":{"date-parts":[[2016,3,15]]},"location":"Santa Clara, CA, USA","end":{"date-parts":[[2016,3,16]]}},"container-title":["2016 17th International Symposium on Quality Electronic Design (ISQED)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7470728\/7479140\/07479209.pdf?arnumber=7479209","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2016,9,23]],"date-time":"2016-09-23T19:59:09Z","timestamp":1474660749000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7479209\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,3]]},"references-count":20,"URL":"https:\/\/doi.org\/10.1109\/isqed.2016.7479209","relation":{},"subject":[],"published":{"date-parts":[[2016,3]]}}}