{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,25]],"date-time":"2025-09-25T22:54:53Z","timestamp":1758840893519},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,3]]},"DOI":"10.1109\/isqed.2016.7479212","type":"proceedings-article","created":{"date-parts":[[2016,5,26]],"date-time":"2016-05-26T20:27:41Z","timestamp":1464294461000},"page":"269-274","source":"Crossref","is-referenced-by-count":22,"title":["Nanowire transistor solutions for 5nm and beyond"],"prefix":"10.1109","author":[{"given":"A.","family":"Asenov","sequence":"first","affiliation":[]},{"given":"Y.","family":"Wang","sequence":"additional","affiliation":[]},{"given":"B.","family":"Cheng","sequence":"additional","affiliation":[]},{"given":"X.","family":"Wang","sequence":"additional","affiliation":[]},{"given":"P.","family":"Asenov","sequence":"additional","affiliation":[]},{"given":"T.","family":"Al-Ameri","sequence":"additional","affiliation":[]},{"given":"V. P.","family":"Georgiev","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","first-page":"717","article-title":"High performance 5nm radius Twin Silicon Nanowire MOSFET (TSNWFET): fabrication on bulk si wafer, characteristics, and reliability","author":"suk","year":"2005","journal-title":"Electron Devices Meeting"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2013.2263806"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2015.2470235"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/16.735728"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2015.2463073"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2014.2363117"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2006.885683"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2003.815862"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2013.2267745"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2010.2069080"},{"key":"ref1","first-page":"3.7.1","article-title":"A 14nm logic technology featuring 2nd-generation FinFET transistors, air-gapped interconnects, self-aligned double patterning and a 0.0588um2 SRAM cell size","author":"natarajan","year":"2014","journal-title":"Proc IEDM"}],"event":{"name":"2016 17th International Symposium on Quality Electronic Design (ISQED)","start":{"date-parts":[[2016,3,15]]},"location":"Santa Clara, CA, USA","end":{"date-parts":[[2016,3,16]]}},"container-title":["2016 17th International Symposium on Quality Electronic Design (ISQED)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7470728\/7479140\/07479212.pdf?arnumber=7479212","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2016,9,23]],"date-time":"2016-09-23T19:59:09Z","timestamp":1474660749000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7479212\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,3]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/isqed.2016.7479212","relation":{},"subject":[],"published":{"date-parts":[[2016,3]]}}}