{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,3]],"date-time":"2024-09-03T19:41:38Z","timestamp":1725392498444},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,3]]},"DOI":"10.1109\/isqed.2016.7479217","type":"proceedings-article","created":{"date-parts":[[2016,5,26]],"date-time":"2016-05-26T16:27:41Z","timestamp":1464280061000},"page":"295-300","source":"Crossref","is-referenced-by-count":1,"title":["Analysis of setup and hold margins inside silicon for advanced technology nodes"],"prefix":"10.1109","author":[{"given":"Deepak Kumar","family":"Arora","sequence":"first","affiliation":[]},{"given":"Darayus Adil","family":"Patel","sequence":"additional","affiliation":[]},{"family":"Shahabuddin","sequence":"additional","affiliation":[]},{"given":"Sanjay","family":"Kumar","sequence":"additional","affiliation":[]},{"given":"Navin Kumar","family":"Dayani","sequence":"additional","affiliation":[]},{"given":"Balwant","family":"Singh","sequence":"additional","affiliation":[]},{"given":"Sylvie","family":"Naudet","sequence":"additional","affiliation":[]},{"given":"Arnaud","family":"Virazel","sequence":"additional","affiliation":[]},{"given":"Alberto","family":"Bosio","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TSM.2005.863244"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2013.2296118"},{"key":"ref12","first-page":"422","article-title":"Adaptive body bias for reducing impacts of die-to-die and within-die parameter variations on microprocessor frequency and leakage","author":"tschanz","year":"0","journal-title":"IEEE Int Solid-State Circuits Conf 2002 Dig Tech Papers"},{"key":"ref13","first-page":"1","article-title":"A new statistical setup and hold time definition","author":"xiaoliang","year":"2012","journal-title":"IEEE International Conference on IC Design and Technology (ICICDT)"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2010.5617426"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2006.100"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2012.6271463"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1146994"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2004.1382597"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2008.4796791"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2008.4672005"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/IWSTM.2001.933825"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TEPM.2005.856534"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2012.6242497"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/4.982424"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/775832.775920"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/RTP.2006.367975"}],"event":{"name":"2016 17th International Symposium on Quality Electronic Design (ISQED)","start":{"date-parts":[[2016,3,15]]},"location":"Santa Clara, CA, USA","end":{"date-parts":[[2016,3,16]]}},"container-title":["2016 17th International Symposium on Quality Electronic Design (ISQED)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7470728\/7479140\/07479217.pdf?arnumber=7479217","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2016,9,23]],"date-time":"2016-09-23T15:59:11Z","timestamp":1474646351000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7479217\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,3]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/isqed.2016.7479217","relation":{},"subject":[],"published":{"date-parts":[[2016,3]]}}}