{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T06:47:31Z","timestamp":1729666051829,"version":"3.28.0"},"reference-count":28,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,3]]},"DOI":"10.1109\/isqed.2016.7479221","type":"proceedings-article","created":{"date-parts":[[2016,5,26]],"date-time":"2016-05-26T16:27:41Z","timestamp":1464280061000},"page":"319-324","source":"Crossref","is-referenced-by-count":8,"title":["Architecting STT Last-Level-Cache for performance and energy improvement"],"prefix":"10.1109","author":[{"given":"Fazal","family":"Hameed","sequence":"first","affiliation":[]},{"given":"Mehdi B.","family":"Tahoori","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228406"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2011.40"},{"key":"ref12","first-page":"9","article-title":"ATLAS: A Scalable and High-performance Scheduling Algorithm for Multiple Memory controllers","author":"kim","year":"2010","journal-title":"HPCA"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.51"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2013.6557176"},{"key":"ref15","article-title":"Architecting On-Chip DRAM Cache for Simultaneous Miss Rate and Latency Reduction","author":"hameed","year":"2014","journal-title":"TCAD"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2009.4919638"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2012.6378685"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/IMW.2013.6582088"},{"key":"ref19","first-page":"235","article-title":"Fundamental Latency Trade-offs in Architeeting DRAM Caches","author":"qureshi","year":"2012","journal-title":"Micro"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687448"},{"journal-title":"Intel Xeon Phi Coprocessor Datasheet","year":"2013","key":"ref4"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2014.193"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1147\/JRD.2011.2131610"},{"key":"ref6","first-page":"994","article-title":"NVSim: A Circuit-Level Performance, Energy, and Area Model for Emerging Nonvolatile Memory","volume":"31","author":"dong","year":"2012","journal-title":"TCAD"},{"key":"ref5","first-page":"45","article-title":"Dynamically Reconfigurable Hybrid Cache: An Ener-gy-Efficient Last-Level Cache Design","author":"chen","year":"2012","journal-title":"DATE"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/CASES.2013.6662515"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/1241601.1241619"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2014.6835944"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2593197"},{"journal-title":"Standard Performance Evaluation Corporation","year":"0","key":"ref1"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339668"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155659"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2009.4798259"},{"key":"ref24","first-page":"15:1","article-title":"De-sign Exploration of Hybrid Caches with Disparate Memory Technologies","volume":"7","author":"wu","year":"2010","journal-title":"TOCS"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555761"},{"key":"ref26","first-page":"548","article-title":"Avoiding Unnecessary Write Operations in STT-MRAM for Low Power Implementation","author":"bishnoi","year":"2012","journal-title":"ISQED"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2012.6378661"}],"event":{"name":"2016 17th International Symposium on Quality Electronic Design (ISQED)","start":{"date-parts":[[2016,3,15]]},"location":"Santa Clara, CA, USA","end":{"date-parts":[[2016,3,16]]}},"container-title":["2016 17th International Symposium on Quality Electronic Design (ISQED)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7470728\/7479140\/07479221.pdf?arnumber=7479221","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2016,9,23]],"date-time":"2016-09-23T15:59:12Z","timestamp":1474646352000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7479221\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,3]]},"references-count":28,"URL":"https:\/\/doi.org\/10.1109\/isqed.2016.7479221","relation":{},"subject":[],"published":{"date-parts":[[2016,3]]}}}