{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T20:34:04Z","timestamp":1729629244454,"version":"3.28.0"},"reference-count":16,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,3]]},"DOI":"10.1109\/isqed.2016.7479225","type":"proceedings-article","created":{"date-parts":[[2016,5,26]],"date-time":"2016-05-26T20:27:41Z","timestamp":1464294461000},"page":"344-349","source":"Crossref","is-referenced-by-count":3,"title":["Digital IP protection using threshold voltage control"],"prefix":"10.1109","author":[{"given":"Joseph","family":"Davis","sequence":"first","affiliation":[]},{"given":"Niranjan","family":"Kulkarni","sequence":"additional","affiliation":[]},{"family":"Jinghua Yang","sequence":"additional","affiliation":[]},{"given":"Aykut","family":"Dengi","sequence":"additional","affiliation":[]},{"given":"Sarma","family":"Vrudhula","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","article-title":"Development of a layout-level hardware obfuscation tool to counter reverse engineering","author":"malik","year":"2014","journal-title":"University of Massachusetts Amherst"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2501353"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2010.24"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2008.4484823"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1088\/1674-4926\/31\/5\/055007"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2100232"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/2429384.2429514"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024805"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2014.2332291"},{"key":"ref6","doi-asserted-by":"crossref","first-page":"1283","DOI":"10.1109\/JPROC.2014.2335155","article-title":"A primer on hardware security: Models, methods, and rnetrics","volume":"102","author":"rostami","year":"2014","journal-title":"Proceedings of the IEEE"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744822"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2011.5955011"},{"key":"ref7","first-page":"5","article-title":"A watermarking system for ip protection by buffer insertion technique","author":"sun","year":"2006","journal-title":"Quality Electronic Design 2006 ISQED'06 7th International Symposium on"},{"key":"ref2","article-title":"Winning the battle against counterfeit semiconductor products","volume":"8","year":"2013","journal-title":"Tech Rep"},{"journal-title":"SEMI Tech Rep","article-title":"Intellectual property (ip) challenges and concerns of the semiconductor equipment and materials industry","year":"2008","key":"ref1"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/2508859.2516656"}],"event":{"name":"2016 17th International Symposium on Quality Electronic Design (ISQED)","start":{"date-parts":[[2016,3,15]]},"location":"Santa Clara, CA, USA","end":{"date-parts":[[2016,3,16]]}},"container-title":["2016 17th International Symposium on Quality Electronic Design (ISQED)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7470728\/7479140\/07479225.pdf?arnumber=7479225","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,24]],"date-time":"2017-06-24T15:08:50Z","timestamp":1498316930000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7479225\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,3]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/isqed.2016.7479225","relation":{},"subject":[],"published":{"date-parts":[[2016,3]]}}}