{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,9]],"date-time":"2026-04-09T01:00:28Z","timestamp":1775696428655,"version":"3.50.1"},"reference-count":19,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,3]]},"DOI":"10.1109\/isqed.2016.7479234","type":"proceedings-article","created":{"date-parts":[[2016,5,26]],"date-time":"2016-05-26T20:27:41Z","timestamp":1464294461000},"page":"398-404","source":"Crossref","is-referenced-by-count":10,"title":["Impact of interconnect variability on circuit performance in advanced technology nodes"],"prefix":"10.1109","author":[{"given":"Divya","family":"Prasad","sequence":"first","affiliation":[]},{"given":"Chenyun","family":"Pan","sequence":"additional","affiliation":[]},{"given":"Azad","family":"Naeemi","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"283","article-title":"Exploring sub-20nm FinFET design with predictive technology models","author":"sinha","year":"2012","journal-title":"Proc Design Autom Conf"},{"key":"ref11","year":"2009"},{"key":"ref12","article-title":"Cadence Design Systems","year":"0","journal-title":"Encounter Digital Implementation System"},{"key":"ref13","year":"0","journal-title":"Synopsys HSPICE"},{"key":"ref14","first-page":"126","article-title":"Impact of line edge roughness on the resistivity of nanometerscale interconnects","volume":"76","author":"steinhoegl","year":"2004","journal-title":"Micro-electronic Engineering European Workshop on Materials for Advanced Metallization"},{"key":"ref15","first-page":"34","article-title":"Unraveling the mysteries behind size effects in metallization systems","volume":"28","author":"steinhoegl","year":"2005","journal-title":"Semiconductor International"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/IITC.2009.5090396"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1017\/S0305004100019952"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1103\/PhysRevB.1.1382"},{"key":"ref19","doi-asserted-by":"crossref","first-page":"32","DOI":"10.1109\/55.144942","article-title":"Multilevel metal capacitance models for CAD design synthesis systems","volume":"13","author":"chem","year":"1992","journal-title":"IEEE Electron Device Lett"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/4.982424"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2015.2394366"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2015.2427033"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/IITC-MAM.2015.7325645"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1117\/12.848387"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2000.855298"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2015.2487888"},{"key":"ref1","year":"2014","journal-title":"International Technology Roadmap for Semiconductors"},{"key":"ref9","year":"0","journal-title":"Nangate Nangate FreePDK45 Open Cell Library"}],"event":{"name":"2016 17th International Symposium on Quality Electronic Design (ISQED)","location":"Santa Clara, CA, USA","start":{"date-parts":[[2016,3,15]]},"end":{"date-parts":[[2016,3,16]]}},"container-title":["2016 17th International Symposium on Quality Electronic Design (ISQED)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7470728\/7479140\/07479234.pdf?arnumber=7479234","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,24]],"date-time":"2017-06-24T15:08:50Z","timestamp":1498316930000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7479234\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,3]]},"references-count":19,"URL":"https:\/\/doi.org\/10.1109\/isqed.2016.7479234","relation":{},"subject":[],"published":{"date-parts":[[2016,3]]}}}