{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,8]],"date-time":"2024-09-08T07:28:11Z","timestamp":1725780491801},"reference-count":26,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,3]]},"DOI":"10.1109\/isqed.2016.7479237","type":"proceedings-article","created":{"date-parts":[[2016,5,26]],"date-time":"2016-05-26T20:27:41Z","timestamp":1464294461000},"page":"416-422","source":"Crossref","is-referenced-by-count":2,"title":["State encoding based NBTI optimization in finite state machines"],"prefix":"10.1109","author":[{"given":"Shilpa","family":"Pendyala","sequence":"first","affiliation":[]},{"given":"Srinivas","family":"Katkoori","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090649"},{"key":"ref11","first-page":"75","article-title":"Joint logic restructuring and pin reordering against nbti-induced performance degradation","author":"wu","year":"2009","journal-title":"Design Automation Test in Europe Conference Exhibition 2009 DATE '09"},{"key":"ref12","first-page":"1","article-title":"Aging-aware timing analysis and optimization considering path sensitization","author":"wu","year":"2011","journal-title":"Design Automation Test in Europe Conference Exhibition (DATE) 2011"},{"key":"ref13","first-page":"475","article-title":"A gate-level leakage power reduction method for ultra-low-power cmos circuits","author":"halter","year":"1997","journal-title":"Custom Integrated Circuits Conference 1997 Proceedings of the IEEE 1997"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/43.766723"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2003.821546"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2005.863747"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.875711"},{"key":"ref18","doi-asserted-by":"crossref","first-page":"606","DOI":"10.1145\/1391469.1391624","article-title":"Input vector control for post-silicon leakage current minimization in the presence of manufacturing variability","author":"alkabani","year":"2008","journal-title":"Design Automation Conference 2008 DAC 2008 45th ACM\/IEEE"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2007.364662"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/280756.280917"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2008810"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2006.244119"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2005.852523"},{"key":"ref8","doi-asserted-by":"crossref","first-page":"370","DOI":"10.1145\/1278480.1278574","article-title":"nbti-aware synthesis of digital circuits","author":"kumar","year":"2007","journal-title":"2007 44th ACM\/IEEE Design Automation Conference DAC"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.884870"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2004.03.019"},{"key":"ref9","doi-asserted-by":"crossref","first-page":"735","DOI":"10.1109\/ICCAD.2007.4397353","article-title":"An efficient method to identify critical gates under circuit aging","author":"wang","year":"2007","journal-title":"Computer-Aided Design 2007 ICCAD 2007 IEEE\/ACM International Conference"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"364","DOI":"10.1145\/1278480.1278573","article-title":"The Impact of NBTI on the Performance of Combinational and Sequential Circuits","author":"wenping wang","year":"2007","journal-title":"2007 44th ACM\/IEEE Design Automation Conference DAC"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090683"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2214478"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2037637"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2005.1466169"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2211103"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2005.1609445"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.1992.276316"}],"event":{"name":"2016 17th International Symposium on Quality Electronic Design (ISQED)","start":{"date-parts":[[2016,3,15]]},"location":"Santa Clara, CA, USA","end":{"date-parts":[[2016,3,16]]}},"container-title":["2016 17th International Symposium on Quality Electronic Design (ISQED)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7470728\/7479140\/07479237.pdf?arnumber=7479237","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,24]],"date-time":"2017-06-24T15:08:48Z","timestamp":1498316928000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7479237\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,3]]},"references-count":26,"URL":"https:\/\/doi.org\/10.1109\/isqed.2016.7479237","relation":{},"subject":[],"published":{"date-parts":[[2016,3]]}}}