{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,27]],"date-time":"2025-10-27T16:10:29Z","timestamp":1761581429532,"version":"3.28.0"},"reference-count":21,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,3]]},"DOI":"10.1109\/isqed.2016.7479238","type":"proceedings-article","created":{"date-parts":[[2016,5,26]],"date-time":"2016-05-26T16:27:41Z","timestamp":1464280061000},"page":"423-429","source":"Crossref","is-referenced-by-count":2,"title":["Gate movement for timing improvement on row based Dual-VDD designs"],"prefix":"10.1109","author":[{"given":"Hua","family":"Xiang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Lakshmi","family":"Reddy","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Haifeng","family":"Qian","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ching","family":"Zhou","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"YuShiang","family":"Lin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Fanchieh","family":"Yee","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Andrew","family":"Sullivan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"PongFei","family":"Lu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","first-page":"650","article-title":"An ILP algorithm for post-floorplanning voltage-island generation considering power-network planning","author":"lee","year":"2007","journal-title":"Proceedings of the International Conference on Computer-Aided Design"},{"key":"ref11","article-title":"Postplacement Voltage Island Generation, Trans","volume":"17","author":"leung","year":"2012","journal-title":"Transactions on Design Automation of Electronic Systems"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/1118299.1118437"},{"key":"ref13","first-page":"644","article-title":"Voltage island-driven floorplanning","author":"ma","year":"2007","journal-title":"Proceedings of the International Conference on Computer-Aided Design"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488872"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1999.781232"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2013.6691178"},{"key":"ref17","first-page":"309","article-title":"Post-placement voltage island generation under performance requirement","author":"wu","year":"2005","journal-title":"Proceedings of the International Conference on Computer-Aided Design"},{"key":"ref18","first-page":"429","article-title":"and L.-M Liu, Timing-constrained and voltage-island-aware voltage assignment","author":"wu","year":"2006","journal-title":"Proceedings of the Design Automation Conference"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.888270"},{"journal-title":"Introduction to Algorithms","year":"0","author":"cormen","key":"ref4"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2006.320028"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/321941.321942"},{"journal-title":"Multiple voltage integrated circuit and design method therefore","year":"2006","author":"correale","key":"ref5"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1007\/BF02579150"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2007.358063"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1093\/ietfec\/e90-a.1.267"},{"journal-title":"Latch Clustering with Proximity to Local Clock Buffers","year":"2012","author":"alpert","key":"ref1"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2006.320063"},{"key":"ref20","article-title":"Improving voltage assignment by outlier detection and incremental placement","author":"wu","year":"2007","journal-title":"Proceedings of the ACM Design Automation Conference"},{"key":"ref21","article-title":"Row Based DualVDD Island Generation and Placement","author":"xiang","year":"2014","journal-title":"Proceedings of the ACM Design Automation Conference"}],"event":{"name":"2016 17th International Symposium on Quality Electronic Design (ISQED)","start":{"date-parts":[[2016,3,15]]},"location":"Santa Clara, CA, USA","end":{"date-parts":[[2016,3,16]]}},"container-title":["2016 17th International Symposium on Quality Electronic Design (ISQED)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7470728\/7479140\/07479238.pdf?arnumber=7479238","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2016,9,23]],"date-time":"2016-09-23T15:59:17Z","timestamp":1474646357000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7479238\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,3]]},"references-count":21,"URL":"https:\/\/doi.org\/10.1109\/isqed.2016.7479238","relation":{},"subject":[],"published":{"date-parts":[[2016,3]]}}}