{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,13]],"date-time":"2026-01-13T04:52:39Z","timestamp":1768279959750,"version":"3.49.0"},"reference-count":31,"publisher":"IEEE","license":[{"start":{"date-parts":[[2017,3,1]],"date-time":"2017-03-01T00:00:00Z","timestamp":1488326400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2017,3,1]],"date-time":"2017-03-01T00:00:00Z","timestamp":1488326400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,3]]},"DOI":"10.1109\/isqed.2017.7918283","type":"proceedings-article","created":{"date-parts":[[2017,5,4]],"date-time":"2017-05-04T16:32:38Z","timestamp":1493915558000},"page":"1-6","source":"Crossref","is-referenced-by-count":11,"title":["Electrical modeling and analysis of 3D synaptic array using vertical RRAM structure"],"prefix":"10.1109","author":[{"given":"Hongyu","family":"An","sequence":"first","affiliation":[{"name":"Department of Electrical Engineering and Computer Science, University of Kansas, Lawrence, 66405, United States of America"}]},{"given":"M. Amimul","family":"Ehsan","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering and Computer Science, University of Kansas, Lawrence, 66405, United States of America"}]},{"given":"Zhen","family":"Zhou","sequence":"additional","affiliation":[{"name":"Intel Corporation, 3600 Juliette Ln, Santa Clara, CA 95054, USA"}]},{"given":"Yang","family":"Yi","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering and Computer Science, University of Kansas, Lawrence, 66405, United States of America"}]}],"member":"263","reference":[{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TEMC.2015.2408262"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/ISEMC.2014.6898942"},{"key":"ref10","first-page":"7","article-title":"Impedance extraction for 3-D structures with multiple dielectrics using preconditioned boundary element method","author":"yi","year":"2007","journal-title":"2007 IEEE\/ACM International Conference on Computer-Aided Design"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1002\/aelm.201600090"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.2006089"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2014.6742951"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/EPEPS.2013.6703497"},{"key":"ref15","article-title":"Electrical design and modeling challenges for 3D system integration","author":"swaminathan","year":"2012","journal-title":"Design Con 2012"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2014.6742992"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1002\/adfm.201303520"},{"key":"ref18","first-page":"6.7.1","article-title":"3D-stackable crossbar resistive memory based on field assisted superlinear threshold (FAST) selector","author":"jo","year":"2014","journal-title":"2014 IEEE International Electron Devices Meeting"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2014.6865155"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TNN.2003.820440"},{"key":"ref4","doi-asserted-by":"crossref","DOI":"10.3389\/fnins.2015.00141","article-title":"A Re-configurable On-line Learning Spiking Neuromorphic Processor comprising 256 neurons and 128K synapses","volume":"9","author":"qiao","year":"2015","journal-title":"Frontiers in Neuroscience"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898010"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1016\/j.neunet.2015.07.004"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2012.142"},{"key":"ref29","first-page":"104","article-title":"Power benefit study for ultrahigh density transistor-level monolithic 3D ICs","author":"lee","year":"2013","journal-title":"Proceedings of the 50th Annual Design Automation Conference"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2014.2313565"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/1978542.1978559"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2259038"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2474396"},{"key":"ref9","author":"an","year":"0","journal-title":"Electrical Modeling and Analysis of 3D Neuromorphic IC with Monolithic Inter-tier Vias"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/5.58356"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-TSA.2015.7117559"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ICRC.2016.7738693"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1038\/srep05780"},{"key":"ref24","doi-asserted-by":"crossref","first-page":"416","DOI":"10.1109\/82.842110","article-title":"Point-to-point connectivity between neuromorphic chips using address events","volume":"47","author":"boahen","year":"2000","journal-title":"Circuits and Systems II Analog and Digital Signal Processing IEEE Transactions on"},{"key":"ref23","first-page":"158t","article-title":"3D vertical RRAM-Scaling limit analysis and demonstration of 3D array operation","author":"yu","year":"2013","journal-title":"VLSI Technology (VLSIT) 2013 Symposium on"},{"key":"ref26","author":"pozar","year":"2009","journal-title":"Microwave Engineering"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1038\/nature06932"}],"event":{"name":"2017 18th International Symposium on Quality Electronic Design (ISQED)","location":"Santa Clara, CA, USA","start":{"date-parts":[[2017,3,14]]},"end":{"date-parts":[[2017,3,15]]}},"container-title":["2017 18th International Symposium on Quality Electronic Design (ISQED)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7910185\/7918273\/07918283.pdf?arnumber=7918283","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,1,12]],"date-time":"2026-01-12T21:58:56Z","timestamp":1768255136000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/7918283\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,3]]},"references-count":31,"URL":"https:\/\/doi.org\/10.1109\/isqed.2017.7918283","relation":{},"subject":[],"published":{"date-parts":[[2017,3]]}}}