{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T08:17:56Z","timestamp":1730276276031,"version":"3.28.0"},"reference-count":21,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,3]]},"DOI":"10.1109\/isqed.2017.7918295","type":"proceedings-article","created":{"date-parts":[[2017,5,4]],"date-time":"2017-05-04T16:32:38Z","timestamp":1493915558000},"page":"71-75","source":"Crossref","is-referenced-by-count":3,"title":["Tunnel FET based ultra-low-leakage compact 2T1C SRAM"],"prefix":"10.1109","author":[{"given":"Navneet","family":"Gupta","sequence":"first","affiliation":[]},{"given":"Adam","family":"Makosiej","sequence":"additional","affiliation":[]},{"given":"Andrei","family":"Vladimirescu","sequence":"additional","affiliation":[]},{"given":"Amara","family":"Amara","sequence":"additional","affiliation":[]},{"given":"Costin","family":"Anghel","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2014.6894369"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2011.2106757"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/NANOARCH.2011.5941482"},{"key":"ref13","article-title":"Robust 6T Si tunneling transistor SRAM design","author":"yang","year":"2011","journal-title":"DATE"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/1594233.1594287"},{"key":"ref15","article-title":"Ultra-Low Leakage sub-32nm TFET\/CMOS Hybrid 32kb Pseudo Dual-Port Scratchpad with GHz Speed for Embedded Applications","author":"gupta","year":"2015","journal-title":"ISCAS"},{"journal-title":"Generic TFET based 4T memory devices","year":"0","author":"saripalli","key":"ref16"},{"key":"ref17","article-title":"Ultra-compact SRAM design using TFETs for low power low voltage applications","author":"navneet","year":"2016","journal-title":"2016 IEEE International Symposium on Circuits and Systems (ISCAS)"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2011.2128320"},{"key":"ref19","article-title":"A 22nm high performance embedded DRAM SoC technology featuring tri-gate transistors and MIMCAP COB","author":"ruth","year":"2013","journal-title":"VLSI Technology (VLSIT) 2013 Symposium on"},{"key":"ref4","article-title":"A 500MHz random-access embedded 1Mb DRAM macro in bulk CMOS","author":"sergey","year":"2008","journal-title":"2008 IEEE International Solid-State Circuits Conference-Digest of Technical Papers"},{"key":"ref3","first-page":"64","article-title":"A 45 nm SOI embedded DRAM macro for the POWER™ processor 32 MByte on-chip L3 cache","volume":"1","author":"john","year":"2011","journal-title":"IEEE Journal of Solid State Circuits"},{"key":"ref6","article-title":"A 4.6 GHz 162Mb SRAM design in 22nm tri-gate CMOS technology with integrated active V MIN-enhancing assist circuitry","author":"eric","year":"2012","journal-title":"IEEE InternationalSolid-State Circuits Conference"},{"key":"ref5","first-page":"150","article-title":"A 1 Gb 2 GHz 128 GB\/s Bandwidth Embedded DRAM in 22 nm Tri-Gate CMOS Technology","volume":"1","author":"fatih","year":"2015","journal-title":"IEEE J Solid State Circuits"},{"journal-title":"JEDEC DDR4 SDRAM STANDARD (JEDS 79-4)","year":"0","key":"ref8"},{"year":"0","key":"ref7"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2010.5703469"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757356"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1103\/PhysRevLett.93.196805"},{"key":"ref20","article-title":"Retention time optimization for eDRAM in 22nm trigate CMOS technology","author":"yih","year":"2013","journal-title":"2013 IEEE International Electron Devices Meeting"},{"key":"ref21","article-title":"FDSOI process\/design full solutions for ultra low leakage, high speed and low voltage SRAMs","author":"ranica","year":"2013","journal-title":"VLSIC"}],"event":{"name":"2017 18th International Symposium on Quality Electronic Design (ISQED)","start":{"date-parts":[[2017,3,14]]},"location":"Santa Clara, CA, USA","end":{"date-parts":[[2017,3,15]]}},"container-title":["2017 18th International Symposium on Quality Electronic Design (ISQED)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7910185\/7918273\/07918295.pdf?arnumber=7918295","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,5,22]],"date-time":"2017-05-22T17:52:39Z","timestamp":1495475559000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7918295\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,3]]},"references-count":21,"URL":"https:\/\/doi.org\/10.1109\/isqed.2017.7918295","relation":{},"subject":[],"published":{"date-parts":[[2017,3]]}}}