{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T08:17:55Z","timestamp":1730276275713,"version":"3.28.0"},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,3]]},"DOI":"10.1109\/isqed.2017.7918299","type":"proceedings-article","created":{"date-parts":[[2017,5,4]],"date-time":"2017-05-04T20:32:38Z","timestamp":1493929958000},"page":"93-98","source":"Crossref","is-referenced-by-count":5,"title":["Virtual characterization for exhaustive DFM evaluation of logic cell libraries"],"prefix":"10.1109","author":[{"given":"Samuel","family":"Pagliarini","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mayler","family":"Martins","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Lawrence","family":"Pileggi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","article-title":"Standard cell design in N7: EUV vs. immersion","volume":"9427","author":"bm","year":"2015","journal-title":"SPIE"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1117\/1.JMM.15.2.021202"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/368434.368758"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1117\/12.814328"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/1228784.1228859"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147111"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2013.6531970"},{"key":"ref7","first-page":"130","article-title":"Design for manufacturability and statistical design: a constructive approach","author":"orshansky","year":"2008","journal-title":"Springer"},{"key":"ref2","first-page":"114","article-title":"Layout-induced stress effects in 14nm & 10nm FinFETs and their impact on performance","author":"bardon","year":"2013","journal-title":"Symp on VLSI Tech"},{"journal-title":"IWLS 2005 Benchmarks","year":"0","key":"ref9"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2003.159753"}],"event":{"name":"2017 18th International Symposium on Quality Electronic Design (ISQED)","start":{"date-parts":[[2017,3,14]]},"location":"Santa Clara, CA, USA","end":{"date-parts":[[2017,3,15]]}},"container-title":["2017 18th International Symposium on Quality Electronic Design (ISQED)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7910185\/7918273\/07918299.pdf?arnumber=7918299","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,5,22]],"date-time":"2017-05-22T21:49:00Z","timestamp":1495489740000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7918299\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,3]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/isqed.2017.7918299","relation":{},"subject":[],"published":{"date-parts":[[2017,3]]}}}