{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,9]],"date-time":"2026-07-09T16:09:58Z","timestamp":1783613398846,"version":"3.55.0"},"reference-count":33,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,3]]},"DOI":"10.1109\/isqed.2017.7918308","type":"proceedings-article","created":{"date-parts":[[2017,5,4]],"date-time":"2017-05-04T20:32:38Z","timestamp":1493929958000},"page":"149-154","source":"Crossref","is-referenced-by-count":10,"title":["Design technology co-optimization of back end of line design rules for a 7 nm predictive process design kit"],"prefix":"10.1109","author":[{"given":"Vinay","family":"Vashishtha","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ankita","family":"Dosi","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Lovish","family":"Masand","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Lawrence T.","family":"Clark","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1145\/2717764.2717782"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2016.7479215"},{"key":"ref31","first-page":"832706?1","article-title":"Self-Aligned Double Patterning (SADP) Compliant Design Flow","volume":"8327","author":"ma","year":"2012","journal-title":"Proc SPIE"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1117\/12.848387"},{"key":"ref10","first-page":"94221n-1","article-title":"Maintaining Moore's law: enabling cost-friendly dimensional scaling","volume":"9422","author":"mallik","year":"2015","journal-title":"Proc SPIE"},{"key":"ref11","year":"0"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1002\/9781119963677"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/IITC.2009.5090400"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2005.859612"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JEDS.2013.2271582"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1149\/1.3364799"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1017\/S0305004100019952"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1080\/00018735200101151"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1103\/PhysRevB.1.1382"},{"key":"ref28","first-page":"96610g-1","article-title":"Patterning options for N7 logic: prospects and challenges for EUV","volume":"9661","author":"van setten","year":"2015","journal-title":"Proc SPIE"},{"key":"ref4","first-page":"1","article-title":"Gate double patterning strategies for 10nm node FinFET devices","volume":"9054","author":"hody","year":"2015","journal-title":"Journal of Micro\/Nanolithography MEMS and MOEMS"},{"key":"ref27","first-page":"942606?1","article-title":"Patterning process exploration of metal 1 layer in 7nm node with 3D patterning flow simulations","volume":"9426","author":"gao","year":"2015","journal-title":"Proc SPIE"},{"key":"ref3","first-page":"74","article-title":"High Performance 14nm SOI FinFET CMOS Technology with 0.0174 µm2 embedded DRAM and 15 Levels of Cu Metallization","author":"lin","year":"2014","journal-title":"IEDM Electron Device Meeting"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/IITC.2014.6831843"},{"key":"ref29","first-page":"94221q-1","article-title":"Overlay and edge placement control strategies for the 7nm node using EUV and ArF lithography","volume":"9422","author":"mulkens","year":"2015","journal-title":"Proc SPIE"},{"key":"ref5","first-page":"33","article-title":"Material Engineering for 7nm FinFETs","volume":"1542","author":"victor","year":"2014","journal-title":"ECS Trans"},{"key":"ref8","first-page":"94221h-1","article-title":"Imaging performance of EUV lithography optics configuration for sub-9nm resolution","volume":"9422","author":"neumann","year":"2015","journal-title":"Proc SPIE"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/2742060.2742084"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2010.5703430"},{"key":"ref9","first-page":"94221f-1","article-title":"EUV lithography scanner for sub-8nm resolution","volume":"9422","author":"van schoot","year":"2015","journal-title":"Proc SPIE"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2016.04.006"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2015.7223712"},{"key":"ref22","first-page":"942701?1","article-title":"The daunting complexity of scaling to 7NM without EUV: Pushing DTCO to the extreme","volume":"9427","author":"liebmann","year":"2015","journal-title":"Proc SPIE"},{"key":"ref21","first-page":"90481r-1","article-title":"The economic impact of EUV lithography on critical process modules","volume":"9048","author":"mallik","year":"2014","journal-title":"Proc SPIE"},{"key":"ref24","first-page":"923108?1","article-title":"Imaging performance and challenges of 10nm and 7nm logic nodes with 0.33 NA EUV","volume":"9231","author":"van setten","year":"2014","journal-title":"Proc SPIE"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2399439"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2014.6860614"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1117\/12.2023109"}],"event":{"name":"2017 18th International Symposium on Quality Electronic Design (ISQED)","location":"Santa Clara, CA, USA","start":{"date-parts":[[2017,3,14]]},"end":{"date-parts":[[2017,3,15]]}},"container-title":["2017 18th International Symposium on Quality Electronic Design (ISQED)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7910185\/7918273\/07918308.pdf?arnumber=7918308","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,5,22]],"date-time":"2017-05-22T21:45:52Z","timestamp":1495489552000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7918308\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,3]]},"references-count":33,"URL":"https:\/\/doi.org\/10.1109\/isqed.2017.7918308","relation":{},"subject":[],"published":{"date-parts":[[2017,3]]}}}