{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T14:24:14Z","timestamp":1725459854904},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,3]]},"DOI":"10.1109\/isqed.2017.7918317","type":"proceedings-article","created":{"date-parts":[[2017,5,4]],"date-time":"2017-05-04T20:32:38Z","timestamp":1493929958000},"page":"203-208","source":"Crossref","is-referenced-by-count":0,"title":["Clock tree optimization through selective airgap insertion"],"prefix":"10.1109","author":[{"family":"Daijoon Hyun","sequence":"first","affiliation":[]},{"family":"Wachirawit Ponghiran","sequence":"additional","affiliation":[]},{"family":"Youngsoo Shin","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"361","article-title":"ICCAD-2014 CAD contest in incremental timing-driven placement and benchmark suite","author":"kim","year":"2014","journal-title":"Proc Conf Comput Design"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1996.568907"},{"journal-title":"PrimeTime \ufffdPX User Guide Synopsys","year":"2015","key":"ref12"},{"journal-title":"ITC99","year":"0","key":"ref13"},{"journal-title":"Opencores","year":"0","key":"ref14"},{"journal-title":"Gurobi Optimizer Reference Manual","year":"2015","key":"ref15"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/IITC.2010.5510708"},{"key":"ref3","first-page":"3.7.1","article-title":"A 14nm logic technology featuring 2nd-generation finFET, air-gapped interconnects, self-aligned double patterning and a 0.0588 um2 SRAM cell size","author":"natarajan","year":"2014","journal-title":"Proc IEEE Electron Devices Meeting"},{"key":"ref6","first-page":"9.1.1","article-title":"A middle-1X nm NAND flash memory cell (M1X-NAND) with highly manufacturable integration technologies","author":"hwang","year":"2011","journal-title":"Proc IEEE Electron Devices Meeting"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/IITC-MAM.2015.7325600"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2284650"},{"key":"ref7","article-title":"Method for forming an air gap in multilevel interconnect structure","author":"xia","year":"2007","journal-title":"US Patent App"},{"key":"ref2","article-title":"International technology roadmap for semiconductors (ITRS)","author":"wilson","year":"2013","journal-title":"Semiconductor Industry Association"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1149\/2.0051501jss"},{"key":"ref9","first-page":"81","article-title":"Mechanical stability of air-gap interconnects","author":"zhang","year":"2008","journal-title":"Future Fab Int"}],"event":{"name":"2017 18th International Symposium on Quality Electronic Design (ISQED)","start":{"date-parts":[[2017,3,14]]},"location":"Santa Clara, CA, USA","end":{"date-parts":[[2017,3,15]]}},"container-title":["2017 18th International Symposium on Quality Electronic Design (ISQED)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7910185\/7918273\/07918317.pdf?arnumber=7918317","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,5,22]],"date-time":"2017-05-22T21:50:13Z","timestamp":1495489813000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7918317\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,3]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/isqed.2017.7918317","relation":{},"subject":[],"published":{"date-parts":[[2017,3]]}}}