{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,13]],"date-time":"2025-06-13T05:46:34Z","timestamp":1749793594650,"version":"3.28.0"},"reference-count":20,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,3]]},"DOI":"10.1109\/isqed.2017.7918325","type":"proceedings-article","created":{"date-parts":[[2017,5,4]],"date-time":"2017-05-04T16:32:38Z","timestamp":1493915558000},"page":"257-263","source":"Crossref","is-referenced-by-count":11,"title":["Low-overhead implementation of logic encryption using gate replacement techniques"],"prefix":"10.1109","author":[{"given":"Xiaoming","family":"Chen","sequence":"first","affiliation":[]},{"given":"Qiaoyi","family":"Liu","sequence":"additional","affiliation":[]},{"given":"Yu","family":"Wang","sequence":"additional","affiliation":[]},{"given":"Qiang","family":"Xu","sequence":"additional","affiliation":[]},{"given":"Huazhong","family":"Yang","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/LATW.2015.7102410"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2014.7001361"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2511144"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2015.7140252"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.3850\/9783981537079_0687"},{"key":"ref15","doi-asserted-by":"crossref","first-page":"671","DOI":"10.1126\/science.220.4598.671","article-title":"Optimization by simulated annealing","volume":"220","author":"kirkpatrick","year":"1983","journal-title":"Science"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/586110.586132"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/1065579.1065596"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2037637"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/34.295910"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/1403375.1403631"},{"key":"ref3","first-page":"127","article-title":"Mitigating SAT Attack on Logic Locking","author":"xie","year":"2016","journal-title":"CHES"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2010.24"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2013.193"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2014.7001362"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2437996"},{"key":"ref2","article-title":"SARLock: Resisting SAT attacks on Logic encryption","author":"yasin","year":"2016","journal-title":"Host"},{"journal-title":"Innovation is at Risk Losses of up to $4 Billion Annually due to IP Infringement","year":"0","key":"ref1"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2404876"},{"key":"ref20","article-title":"A neutral netlist of 10 combinational benchmark circuits and a target translation in FORTRAN","author":"brglez","year":"1985","journal-title":"ISCAS"}],"event":{"name":"2017 18th International Symposium on Quality Electronic Design (ISQED)","start":{"date-parts":[[2017,3,14]]},"location":"Santa Clara, CA, USA","end":{"date-parts":[[2017,3,15]]}},"container-title":["2017 18th International Symposium on Quality Electronic Design (ISQED)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7910185\/7918273\/07918325.pdf?arnumber=7918325","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,9,23]],"date-time":"2019-09-23T05:36:18Z","timestamp":1569216978000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7918325\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,3]]},"references-count":20,"URL":"https:\/\/doi.org\/10.1109\/isqed.2017.7918325","relation":{},"subject":[],"published":{"date-parts":[[2017,3]]}}}