{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,2]],"date-time":"2025-08-02T19:27:00Z","timestamp":1754162820396,"version":"3.41.2"},"reference-count":12,"publisher":"IEEE","license":[{"start":{"date-parts":[[2017,3,1]],"date-time":"2017-03-01T00:00:00Z","timestamp":1488326400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2017,3,1]],"date-time":"2017-03-01T00:00:00Z","timestamp":1488326400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,3]]},"DOI":"10.1109\/isqed.2017.7918328","type":"proceedings-article","created":{"date-parts":[[2017,5,4]],"date-time":"2017-05-04T16:32:38Z","timestamp":1493915558000},"page":"277-282","source":"Crossref","is-referenced-by-count":3,"title":["A legalization algorithm for multi-tier gate-level monolithic three-dimensional integrated circuits"],"prefix":"10.1109","author":[{"given":"Yiting","family":"Chen","sequence":"first","affiliation":[{"name":"School of Electrical Engineering and Computer Science, Washington State University, Pullman, USA"}]},{"given":"Dae Hyun","family":"Kim","sequence":"additional","affiliation":[{"name":"School of Electrical Engineering and Computer Science, Washington State University, Pullman, USA"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2593188"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2013.2273986"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2014.2329472"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2011.5722210"},{"key":"ref11","first-page":"26","article-title":"TSV-aware Interconect Length and Power Prediction for 3D Stacked ICs","author":"kim","year":"2009","journal-title":"Proc IEEE Int Interconnect Technology Conference"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/2627369.2627642"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.1999.760005"},{"key":"ref8","doi-asserted-by":"crossref","first-page":"8","DOI":"10.1109\/MDAT.2015.2440317","article-title":"Physical Design and CAD Tools for 3-D Integrated Circuits: Challenges and Opportunities","volume":"32","author":"kim","year":"2015","journal-title":"IEEE Design and Test"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2016.7479152"},{"journal-title":"Monolithic","year":"0","key":"ref2"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2201760"},{"key":"ref1","first-page":"9.3.1","article-title":"Monolithic 3D Chip Integrated with 500ps NVM, 3ps Logic Circuits and SRAM","author":"shen","year":"2013","journal-title":"Proc IEEE Int Electron Devices Meeting"}],"event":{"name":"2017 18th International Symposium on Quality Electronic Design (ISQED)","start":{"date-parts":[[2017,3,14]]},"location":"Santa Clara, CA, USA","end":{"date-parts":[[2017,3,15]]}},"container-title":["2017 18th International Symposium on Quality Electronic Design (ISQED)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7910185\/7918273\/07918328.pdf?arnumber=7918328","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,7,30]],"date-time":"2025-07-30T18:39:54Z","timestamp":1753900794000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/7918328\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,3]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/isqed.2017.7918328","relation":{},"subject":[],"published":{"date-parts":[[2017,3]]}}}