{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T12:02:11Z","timestamp":1759147331777,"version":"3.28.0"},"reference-count":21,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,3]]},"DOI":"10.1109\/isqed.2017.7918329","type":"proceedings-article","created":{"date-parts":[[2017,5,4]],"date-time":"2017-05-04T20:32:38Z","timestamp":1493929958000},"page":"283-288","source":"Crossref","is-referenced-by-count":5,"title":["Cooling architectures using thermal sidewalls, interchip plates, and bottom plate for 3D ICs"],"prefix":"10.1109","author":[{"given":"Kaoru","family":"Furumi","sequence":"first","affiliation":[]},{"given":"Masashi","family":"Imai","sequence":"additional","affiliation":[]},{"given":"Atsushi","family":"Kurokawa","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2013.2293476"},{"key":"ref11","first-page":"1","article-title":"Impact of thermal through silicon via (TTSV) on the temperature profile of multilayer 3-D device stack","author":"singh","year":"2009","journal-title":"Proc 3DIC"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/1055137.1055171"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2012.6187481"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1115\/1.1839582"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2164540"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCPMT.2014.2309680"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCPMT.2013.2267492"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCPMT.2015.2505670"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2013.2279514"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCAPT.2009.2020916"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.876103"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2211050"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2013.127"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.870069"},{"key":"ref7","doi-asserted-by":"crossref","first-page":"1250","DOI":"10.1109\/TCAD.2015.2401578","article-title":"LUTSim: A look-up table-based thermal simulator for 3-D ICs","volume":"34","author":"lee","year":"2015","journal-title":"IEEE Trans Comput -Aided Design Integr Circuits Syst"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2011.39"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2009.119"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2232708"},{"journal-title":"Femtet® 2014 0 5","year":"0","key":"ref20"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ICEPT.2015.7236558"}],"event":{"name":"2017 18th International Symposium on Quality Electronic Design (ISQED)","start":{"date-parts":[[2017,3,14]]},"location":"Santa Clara, CA, USA","end":{"date-parts":[[2017,3,15]]}},"container-title":["2017 18th International Symposium on Quality Electronic Design (ISQED)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7910185\/7918273\/07918329.pdf?arnumber=7918329","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,25]],"date-time":"2017-06-25T15:59:01Z","timestamp":1498406341000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7918329\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,3]]},"references-count":21,"URL":"https:\/\/doi.org\/10.1109\/isqed.2017.7918329","relation":{},"subject":[],"published":{"date-parts":[[2017,3]]}}}