{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T02:04:43Z","timestamp":1729649083696,"version":"3.28.0"},"reference-count":19,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,3]]},"DOI":"10.1109\/isqed.2017.7918336","type":"proceedings-article","created":{"date-parts":[[2017,5,4]],"date-time":"2017-05-04T20:32:38Z","timestamp":1493929958000},"page":"325-330","source":"Crossref","is-referenced-by-count":9,"title":["SHA-3 implementation using ReRAM based in-memory computing architecture"],"prefix":"10.1109","author":[{"given":"Debjyoti","family":"Bhattacharjee","sequence":"first","affiliation":[]},{"given":"Vikramkumar","family":"Pudi","sequence":"additional","affiliation":[]},{"given":"Anupam","family":"Chattopadhyay","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"1420","article-title":"Simulation of TaOx-based complementary resistive switches by a physics-based memristive model","author":"siemon","year":"2014","journal-title":"ISCAS"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1088\/0957-4484\/23\/30\/305205"},{"journal-title":"Cryptographic sponge functions Submission to NIST (Round 3)","year":"2011","author":"bertoni","key":"ref12"},{"journal-title":"The Keccak SHA-3 Submission Submission to NIST (Round 3","year":"2011","author":"bertoni","key":"ref13"},{"journal-title":"National Institute of Standards and Technology (NIST) Cryptographic hash algorithm competition website","year":"0","key":"ref14"},{"journal-title":"Emerging Research Devices (ERD) report International Technology Roadmap for Semiconductors (ITRS) 2013","year":"0","key":"ref15"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/1854099.1854135"},{"key":"ref17","article-title":"Implementation of the Keccak hash function in FPGA devices","author":"str\u00f6mbergson","year":"2008","journal-title":"Techical report InformAsic AB"},{"key":"ref18","first-page":"510","article-title":"High-speed hardware implementations of BLAKE, Blue Midnight Wish, Cubehash, ECHO, Fugue, Gröstl, Hamsi, JH, Keccak, Luffa, Shabal, SHAvite-3, SIMD, and Skein","volume":"2009","author":"tillich","year":"2009","journal-title":"IACR Cryptology ePrint Archive"},{"key":"ref19","first-page":"126","article-title":"Pushing the limits of SHA-3 hardware implementations to fit on RFID","author":"pessl","year":"2013","journal-title":"International Workshop on Cryptographic Hardware and Embedded Systems"},{"key":"ref4","doi-asserted-by":"crossref","first-page":"427","DOI":"10.3850\/9783981537079_0970","article-title":"The Programmable Logic-in-Memory (PLiM) computer","author":"gaillardon","year":"2016","journal-title":"DATE"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1038\/srep36652"},{"key":"ref6","first-page":"119","article-title":"Delay-optimal technology mapping for in-memory computing using reram devices","author":"bhattacharjee","year":"2016","journal-title":"Proceedings of the 35th international conference on Computer-Aided Design"},{"journal-title":"Omitted for the blind review","year":"0","key":"ref5"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2747946"},{"key":"ref7","first-page":"948","article-title":"Fast Logic Synthesis for RRAM-Based in-Memory Computing Using Majority-Inverter Graphs","author":"saeideh shirinzadeh","year":"2016","journal-title":"Design Automation Test in Europe Conference Exhibition (DATE)"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898010"},{"key":"ref1","first-page":"280","article-title":"An energy-efficient matrix multiplication accelerator by distributed in-memory computing on binary RRAM crossbar","author":"ni","year":"2016","journal-title":"ASP-DAC"},{"key":"ref9","article-title":"The skinny family of block ciphers and its low-latency variant mantis","author":"beierle","year":"2016","journal-title":"Cryptology ePrint Archive Report"}],"event":{"name":"2017 18th International Symposium on Quality Electronic Design (ISQED)","start":{"date-parts":[[2017,3,14]]},"location":"Santa Clara, CA, USA","end":{"date-parts":[[2017,3,15]]}},"container-title":["2017 18th International Symposium on Quality Electronic Design (ISQED)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7910185\/7918273\/07918336.pdf?arnumber=7918336","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,9,23]],"date-time":"2019-09-23T09:35:53Z","timestamp":1569231353000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7918336\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,3]]},"references-count":19,"URL":"https:\/\/doi.org\/10.1109\/isqed.2017.7918336","relation":{},"subject":[],"published":{"date-parts":[[2017,3]]}}}