{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T19:41:14Z","timestamp":1729626074932,"version":"3.28.0"},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,3]]},"DOI":"10.1109\/isqed.2017.7918344","type":"proceedings-article","created":{"date-parts":[[2017,5,4]],"date-time":"2017-05-04T20:32:38Z","timestamp":1493929958000},"page":"373-378","source":"Crossref","is-referenced-by-count":5,"title":["An energy efficient non-uniform Last Level Cache Architecture in 3D chip-multiprocessors"],"prefix":"10.1109","author":[{"given":"Pooneh","family":"Safayenikoo","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Arghavan","family":"Asad","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mahmood","family":"Fathy","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Farah","family":"Mohammadi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","article-title":"Running PARSEC 2.1 on M5","author":"gebhart","year":"2009","journal-title":"Umversity of Texas at Austin Department of Computer Science Technical Report"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/581888.581894"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/2206781.2206865"},{"key":"ref13","first-page":"51","article-title":"Compression architecture for bit-write reduction in non-volatile memory technologies","author":"dgien","year":"2014","journal-title":"Proceedings of the 2014 IEEE\/ACM International Symposium on Nanoscale Architectures"},{"key":"ref14","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/2024716.2024718","article-title":"The gem5 simulator","volume":"39","author":"binkert","year":"2011","journal-title":"ACM SIGARCH Computer Architecture News"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669172"},{"key":"ref16","article-title":"CACTI 6.0: A tool to model large caches","author":"muralimanohar","year":"2009","journal-title":"HP Laboratories"},{"journal-title":"Noxim Network-on-chip simulator","year":"0","author":"palesi","key":"ref17"},{"key":"ref4","first-page":"69","article-title":"Architecting on-chip interconnects for stacked 3D STT-RAM caches in CMPs","author":"mishra","year":"2011","journal-title":"2011 38th Annual International Symposium on Computer Architecture (ISCA) ISCA"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2116814"},{"key":"ref6","doi-asserted-by":"crossref","first-page":"214","DOI":"10.1145\/360128.360150","article-title":"Dynamic zero compression for cache energy reduction","author":"villa","year":"2000","journal-title":"Proceedings of the 33rd annual ACM\/IEEE international symposium on Microarchitecture"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2004.1310776"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/2742060.2742107"},{"key":"ref7","doi-asserted-by":"crossref","first-page":"377","DOI":"10.1145\/2370816.2370870","article-title":"Base-Delta-Immediate Compression: Practical Data Compression for On-Chip Caches","author":"gennady pekhimenko","year":"2012","journal-title":"In International Conference on Parallel Architectures and Compilation Techniques (PACT)"},{"journal-title":"Three-dimensional Integrated Circuit Design Morgan Kaufmann","year":"2010","author":"pavlidis","key":"ref2"},{"key":"ref1","first-page":"141","article-title":"Subthreshold leakage modeling and reduction techniques","author":"kao","year":"2002","journal-title":"ICCAD"},{"key":"ref9","first-page":"586","article-title":"No?: Leveraging delta compression for end-to-end memory access in NoC based multicores","author":"zhan","year":"2014","journal-title":"Design Automation Conference (ASP-DAC)"}],"event":{"name":"2017 18th International Symposium on Quality Electronic Design (ISQED)","start":{"date-parts":[[2017,3,14]]},"location":"Santa Clara, CA, USA","end":{"date-parts":[[2017,3,15]]}},"container-title":["2017 18th International Symposium on Quality Electronic Design (ISQED)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7910185\/7918273\/07918344.pdf?arnumber=7918344","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,28]],"date-time":"2022-07-28T06:56:27Z","timestamp":1658991387000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7918344\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,3]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/isqed.2017.7918344","relation":{},"subject":[],"published":{"date-parts":[[2017,3]]}}}