{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T06:46:34Z","timestamp":1729665994764,"version":"3.28.0"},"reference-count":19,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,3]]},"DOI":"10.1109\/isqed.2017.7918345","type":"proceedings-article","created":{"date-parts":[[2017,5,4]],"date-time":"2017-05-04T20:32:38Z","timestamp":1493929958000},"page":"379-384","source":"Crossref","is-referenced-by-count":7,"title":["Workload-aware ASIC flow for lifetime improvement of multi-core IoT processors"],"prefix":"10.1109","author":[{"given":"Scott","family":"Lerner","sequence":"first","affiliation":[]},{"given":"Baris","family":"Taskin","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/4.881202"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2003.1253179"},{"key":"ref12","article-title":"A 1.3 uw, 5pj per cycle sub-threshold msp430 processor in 90nm xlp fdsoi for energy-efficient IoT applications","author":"roy","year":"2016","journal-title":"17th ISQED"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JIOT.2016.2579198"},{"journal-title":"Synopsys IC Compiler User Guide","year":"0","key":"ref14"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.884870"},{"journal-title":"Synopsys In solvnet synopsys com","year":"2016","key":"ref16"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/2872362.2872414"},{"key":"ref18","doi-asserted-by":"crossref","DOI":"10.1145\/2024716.2024718","article-title":"The gem5 simulator","volume":"39","author":"binkert","year":"2011","journal-title":"SIGARCH Comput Archit News"},{"journal-title":"OpenSPARC T1","year":"0","key":"ref19"},{"key":"ref4","first-page":"735","article-title":"An efficient method to identify critical gates under circuit aging","author":"wenping","year":"2007","journal-title":"IEEE\/ACM Int'l Conf on Computer-Aided Design"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2006.244119"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2009.154"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2006.320885"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/REAL.2001.990600"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2012.6263957"},{"key":"ref2","doi-asserted-by":"crossref","first-page":"370","DOI":"10.1145\/1278480.1278574","article-title":"nbti-aware synthesis of digital circuits","author":"kumar","year":"2007","journal-title":"2007 44th ACM\/IEEE Design Automation Conference DAC"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2003.1269295"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2004.1275298"}],"event":{"name":"2017 18th International Symposium on Quality Electronic Design (ISQED)","start":{"date-parts":[[2017,3,14]]},"location":"Santa Clara, CA, USA","end":{"date-parts":[[2017,3,15]]}},"container-title":["2017 18th International Symposium on Quality Electronic Design (ISQED)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7910185\/7918273\/07918345.pdf?arnumber=7918345","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,9,23]],"date-time":"2019-09-23T09:35:24Z","timestamp":1569231324000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7918345\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,3]]},"references-count":19,"URL":"https:\/\/doi.org\/10.1109\/isqed.2017.7918345","relation":{},"subject":[],"published":{"date-parts":[[2017,3]]}}}