{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,21]],"date-time":"2025-05-21T23:06:07Z","timestamp":1747868767999},"reference-count":16,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,3]]},"DOI":"10.1109\/isqed.2017.7918352","type":"proceedings-article","created":{"date-parts":[[2017,5,4]],"date-time":"2017-05-04T16:32:38Z","timestamp":1493915558000},"page":"419-425","source":"Crossref","is-referenced-by-count":4,"title":["Systematic approximate logic optimization using don't care conditions"],"prefix":"10.1109","author":[{"given":"Sahand","family":"Salamat","sequence":"first","affiliation":[]},{"given":"Mehrnaz","family":"Ahmadi","sequence":"additional","affiliation":[]},{"given":"Bijan","family":"Alizadeh","sequence":"additional","affiliation":[]},{"given":"Masahiro","family":"Fujita","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090937"},{"year":"0","author":"minkovich","key":"ref11"},{"journal-title":"Berkeley Logic Synthesis and Verification Group 2009","year":"0","key":"ref12"},{"journal-title":"NanGate FreePDK45 Generic Open Cell Library","year":"0","key":"ref13"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687536"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-75596-8_11"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2013.10.002"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2011.5763153"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2004.51"},{"key":"ref6","first-page":"1","article-title":"A new circuit simplification method for error tolerant applications","author":"shi","year":"2011","journal-title":"Proceedings of the Design Automation and Test in Europe (DATE)"},{"key":"ref5","first-page":"957","article-title":"Approximate logic synthesis for error tolerant Designs","author":"shin","year":"2010","journal-title":"Proceedings of the Design Automation and Test in Europe (DATE)"},{"key":"ref8","first-page":"94","article-title":"Logic simplification by minterm complement for error tolerant application","author":"hideyuki","year":"2015","journal-title":"Proc of International Conference on Computer Design (ICCD)"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2013.6691202"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/DFTVS.2005.38"},{"key":"ref1","first-page":"1","article-title":"ASLAN: Synthesis of Approximate Sequential circuits","author":"ranjan","year":"2014","journal-title":"Proc of Design Automation and Test in Europe (DATE)"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2016.7428057"}],"event":{"name":"2017 18th International Symposium on Quality Electronic Design (ISQED)","start":{"date-parts":[[2017,3,14]]},"location":"Santa Clara, CA, USA","end":{"date-parts":[[2017,3,15]]}},"container-title":["2017 18th International Symposium on Quality Electronic Design (ISQED)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7910185\/7918273\/07918352.pdf?arnumber=7918352","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,5,22]],"date-time":"2017-05-22T17:44:53Z","timestamp":1495475093000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7918352\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,3]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/isqed.2017.7918352","relation":{},"subject":[],"published":{"date-parts":[[2017,3]]}}}