{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T00:49:17Z","timestamp":1725410957448},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,3]]},"DOI":"10.1109\/isqed.2017.7918354","type":"proceedings-article","created":{"date-parts":[[2017,5,4]],"date-time":"2017-05-04T16:32:38Z","timestamp":1493915558000},"page":"432-437","source":"Crossref","is-referenced-by-count":1,"title":["Methods of equivalence checking and ECO support under C-based design through reproduction of C descriptions from implementation designs"],"prefix":"10.1109","author":[{"family":"Qinhao Wang","sequence":"first","affiliation":[]},{"given":"Yusuke","family":"Kimura","sequence":"additional","affiliation":[]},{"given":"Masahiro","family":"Fujita","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-31612-8_10"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2012.55"},{"year":"0","key":"ref10"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/FMCAD.2015.7542266"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2015.2476472"},{"key":"ref8","first-page":"290","article-title":"Compiling for SIMD Within a Register","author":"fisher","year":"1998","journal-title":"LCPC"},{"key":"ref7","first-page":"108","article-title":"Automatically adjusting system level designs after RTL\/gate-Ievel ECO","author":"wang","year":"2016","journal-title":"Proc HLDVT"},{"key":"ref2","first-page":"404","article-title":"Saraswat: Combinatorial sketching for finite programs","author":"solar-lezama","year":"2006","journal-title":"ASPLOS 2006"},{"year":"0","key":"ref9"},{"key":"ref1","article-title":"Brown: FPGA Logic Synthesis Using Quantified Boolean Satisfiability","author":"andrew","year":"2005","journal-title":"SAT"}],"event":{"name":"2017 18th International Symposium on Quality Electronic Design (ISQED)","start":{"date-parts":[[2017,3,14]]},"location":"Santa Clara, CA, USA","end":{"date-parts":[[2017,3,15]]}},"container-title":["2017 18th International Symposium on Quality Electronic Design (ISQED)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7910185\/7918273\/07918354.pdf?arnumber=7918354","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,5,22]],"date-time":"2017-05-22T17:43:15Z","timestamp":1495474995000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7918354\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,3]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/isqed.2017.7918354","relation":{},"subject":[],"published":{"date-parts":[[2017,3]]}}}