{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T07:13:27Z","timestamp":1725693207934},"reference-count":9,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,3]]},"DOI":"10.1109\/isqed.2018.8357268","type":"proceedings-article","created":{"date-parts":[[2018,5,18]],"date-time":"2018-05-18T17:30:27Z","timestamp":1526664627000},"page":"75-81","source":"Crossref","is-referenced-by-count":2,"title":["Recognition of regular layout structures"],"prefix":"10.1109","author":[{"given":"Yu-Cheng","family":"Chiang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shr-Cheng","family":"Tsai","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rung-Bin","family":"Lin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","article-title":"A Hierarchical Design Checker","author":"whitney","year":"1981","journal-title":"Caltech CSTR 4320-tr-81"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/800263.809255"},{"journal-title":"Cadence Inc Assura Physical Verification Command Reference Product Version 3 1 7","year":"2007","key":"ref6"},{"journal-title":"Cadence Inc Dracula Reference Manual Product Version 4 9 1205","year":"2005","key":"ref5"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/43.752932"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1117\/12.601590"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1984.1585790"},{"journal-title":"Introduction to Algorithms","year":"2001","author":"cormen","key":"ref9"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/981066.981088"}],"event":{"name":"2018 19th International Symposium on Quality Electronic Design (ISQED)","start":{"date-parts":[[2018,3,13]]},"location":"Santa Clara, CA","end":{"date-parts":[[2018,3,14]]}},"container-title":["2018 19th International Symposium on Quality Electronic Design (ISQED)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8354411\/8357243\/08357268.pdf?arnumber=8357268","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,6,1]],"date-time":"2018-06-01T16:20:55Z","timestamp":1527870055000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8357268\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,3]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/isqed.2018.8357268","relation":{},"subject":[],"published":{"date-parts":[[2018,3]]}}}