{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T19:02:24Z","timestamp":1725735744865},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,3]]},"DOI":"10.1109\/isqed.2018.8357300","type":"proceedings-article","created":{"date-parts":[[2018,5,18]],"date-time":"2018-05-18T17:30:27Z","timestamp":1526664627000},"page":"274-279","source":"Crossref","is-referenced-by-count":2,"title":["Logic-based row redundancy technique designed in 7nm FinFET technology for embedded SRAMs"],"prefix":"10.1109","author":[{"given":"Vivek","family":"Nautiyal","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nishant","family":"Nukala","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Fakhruddin Ali","family":"Bohra","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sagar","family":"Dwivedi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jitendra","family":"Dasani","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Satinderjit","family":"Singh","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Gaurav","family":"Singla","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Martin","family":"Kinkade","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TR.2003.821925"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4419-7958-2"},{"journal-title":"Nautiyal Memory Device and Method of Controlling Access to Such A Memory Device US Patent 7420859 B2","year":"2008","key":"ref10"},{"journal-title":"Ultra-Low-Voltage Nano-Scale Memories","year":"2007","author":"kiyoo","key":"ref6"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1978.1051122"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/43.46807"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/4.487996"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/4.65704"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.1981.1156267"},{"key":"ref2","first-page":"208","article-title":"A 7nm FinFET SRAM Macro Using EUV Lithography for Peripheral Repair Analysis","year":"0","journal-title":"Digest of Technical Papers 2017 IEEE International Solid-State Circuits Conference"},{"key":"ref9","first-page":"211","article-title":"Improving Memory Repair by Selective Row Partitioning","author":"masashi horiguchi","year":"2009","journal-title":"Proceedings 24th IEEE International Syposium on Defect and Fault Tolerance in VLSI Systems"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.1981.1156166"}],"event":{"name":"2018 19th International Symposium on Quality Electronic Design (ISQED)","start":{"date-parts":[[2018,3,13]]},"location":"Santa Clara, CA","end":{"date-parts":[[2018,3,14]]}},"container-title":["2018 19th International Symposium on Quality Electronic Design (ISQED)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8354411\/8357243\/08357300.pdf?arnumber=8357300","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,6,1]],"date-time":"2018-06-01T16:21:04Z","timestamp":1527870064000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8357300\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,3]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/isqed.2018.8357300","relation":{},"subject":[],"published":{"date-parts":[[2018,3]]}}}