{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T10:01:14Z","timestamp":1725616874007},"reference-count":13,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,3,1]],"date-time":"2019-03-01T00:00:00Z","timestamp":1551398400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,3,1]],"date-time":"2019-03-01T00:00:00Z","timestamp":1551398400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,3,1]],"date-time":"2019-03-01T00:00:00Z","timestamp":1551398400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,3]]},"DOI":"10.1109\/isqed.2019.8697224","type":"proceedings-article","created":{"date-parts":[[2019,4,25]],"date-time":"2019-04-25T23:49:36Z","timestamp":1556236176000},"page":"45-51","source":"Crossref","is-referenced-by-count":4,"title":["Synthesis of Algorithm Considering Communication Structure of Distributed\/Parallel Computing"],"prefix":"10.1109","author":[{"given":"Yukio","family":"Miyasaka","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ashish","family":"Mittal","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Masahiro","family":"Fujita","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/FMCAD.2013.6679385"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/1993498.1993506"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-SoC.2017.8203492"},{"journal-title":"Berkeley Logic Synthesis and Verification Group ABC A system for sequential synthesis and verification","year":"0","key":"ref13"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/INFOSCI.2016.7845333"},{"year":"0","key":"ref3"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2478280"},{"key":"ref5","first-page":"215","article-title":"An automatic parallelizer for Coarse-Grained Reconfigurable processor","author":"mi","year":"2016","journal-title":"2016 13th IEEE ICSICT"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/1168857.1168907"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2013.6645579"},{"year":"0","key":"ref2"},{"year":"0","key":"ref1"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2013.6691203"}],"event":{"name":"2019 20th International Symposium on Quality Electronic Design (ISQED)","start":{"date-parts":[[2019,3,6]]},"location":"Santa Clara, CA, USA","end":{"date-parts":[[2019,3,7]]}},"container-title":["20th International Symposium on Quality Electronic Design (ISQED)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8682005\/8697223\/08697224.pdf?arnumber=8697224","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,14]],"date-time":"2022-07-14T23:11:53Z","timestamp":1657840313000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8697224\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,3]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/isqed.2019.8697224","relation":{},"subject":[],"published":{"date-parts":[[2019,3]]}}}