{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,24]],"date-time":"2025-10-24T16:43:35Z","timestamp":1761324215000},"reference-count":22,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,3,1]],"date-time":"2019-03-01T00:00:00Z","timestamp":1551398400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,3,1]],"date-time":"2019-03-01T00:00:00Z","timestamp":1551398400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,3,1]],"date-time":"2019-03-01T00:00:00Z","timestamp":1551398400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,3]]},"DOI":"10.1109\/isqed.2019.8697347","type":"proceedings-article","created":{"date-parts":[[2019,4,26]],"date-time":"2019-04-26T03:49:36Z","timestamp":1556250576000},"page":"131-137","source":"Crossref","is-referenced-by-count":2,"title":["State Preserving Dynamic DRAM Bank Re-Configurations for Enhanced Power Efficiency"],"prefix":"10.1109","author":[{"given":"Kaustav","family":"Goswami","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hemanta Kumar","family":"Mondal","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shirshendu","family":"Das","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dip Sankar","family":"Banerjee","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2002.1012622"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1504\/IJHPSA.2012.050990"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2010.5548705"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/IMW.2013.6582103"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/1367045.1367059"},{"key":"ref15","doi-asserted-by":"crossref","first-page":"90","DOI":"10.1109\/LPE.2000.155259","article-title":"gated-v\/sub dd\/: a circuit technique to reduce leakage in deep-submicron cache memories","author":"powell","year":"2000","journal-title":"ISLPED 00 the 2000 International Symposium on Low Power Electronics and Design (Cat No 00TH8514) LPE-00"},{"key":"ref16","doi-asserted-by":"crossref","DOI":"10.1109\/L-CA.2011.4","article-title":"DRAM-Sim2: A Cycle Accurate Memory System Simulator","author":"rosenfeld","year":"2011","journal-title":"IEEE Computer Architecture Letters"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ICCE.2018.8326295"},{"key":"ref18","article-title":"TN-41-01: Calculating Memory System Power for DDR3","author":"technology","year":"2007","journal-title":"Tech Rep TN41_01DDR3"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/1736020.1736044"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2008.4658648"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/1077603.1077696"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2007.81"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/378993.379007"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2014842"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2017.35"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2002.1012714"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2015.2409847"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2325933"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2012.129"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744824"}],"event":{"name":"2019 20th International Symposium on Quality Electronic Design (ISQED)","start":{"date-parts":[[2019,3,6]]},"location":"Santa Clara, CA, USA","end":{"date-parts":[[2019,3,7]]}},"container-title":["20th International Symposium on Quality Electronic Design (ISQED)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8682005\/8697223\/08697347.pdf?arnumber=8697347","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,15]],"date-time":"2022-07-15T03:12:30Z","timestamp":1657854750000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8697347\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,3]]},"references-count":22,"URL":"https:\/\/doi.org\/10.1109\/isqed.2019.8697347","relation":{},"subject":[],"published":{"date-parts":[[2019,3]]}}}