{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,13]],"date-time":"2026-03-13T07:46:27Z","timestamp":1773387987889,"version":"3.50.1"},"reference-count":60,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,3,1]],"date-time":"2019-03-01T00:00:00Z","timestamp":1551398400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,3,1]],"date-time":"2019-03-01T00:00:00Z","timestamp":1551398400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,3,1]],"date-time":"2019-03-01T00:00:00Z","timestamp":1551398400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,3]]},"DOI":"10.1109\/isqed.2019.8697354","type":"proceedings-article","created":{"date-parts":[[2019,4,25]],"date-time":"2019-04-25T23:49:36Z","timestamp":1556236176000},"page":"335-342","source":"Crossref","is-referenced-by-count":35,"title":["Towards Energy Efficient non-von Neumann Architectures for Deep Learning"],"prefix":"10.1109","author":[{"given":"Antara","family":"Ganguly","sequence":"first","affiliation":[]},{"given":"Rajeev","family":"Muralidhar","sequence":"additional","affiliation":[]},{"given":"Virendra","family":"Singh","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","article-title":"A coarse grain reconfigurable array (cgra) for statically scheduled data flow computing","author":"nicol","year":"2017","journal-title":"Wave Computing White Paper"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/CVPRW.2011.5981829"},{"key":"ref33","year":"0","journal-title":"Fpga based deep learning accelerators take on asics"},{"key":"ref32","year":"0","journal-title":"Intel nervana neural network processor"},{"key":"ref31","year":"0","journal-title":"Evolution of the Eye"},{"key":"ref30","year":"0","journal-title":"Shave v2 0-microarchitectures-movidius"},{"key":"ref37","year":"0","journal-title":"Amazon EC2 F1 instances"},{"key":"ref36","author":"ovtcharov","year":"2015","journal-title":"Accelerating deep convolutional neural networks using specialized hardware"},{"key":"ref35","year":"0","journal-title":"Pipecnn on intel fpga Acceleration of machine learning workloads"},{"key":"ref34","year":"0","journal-title":"Ai powered by intel fpgas"},{"key":"ref60","year":"0","journal-title":"Open power foundation"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080246"},{"key":"ref27","year":"0","journal-title":"The iphone xs and xs max review Unveiling the silicon secrets"},{"key":"ref29","year":"0","journal-title":"Intel movidius myriad vpu 2 A class-defining processor"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2018.8342033"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"436","DOI":"10.1038\/nature14539","article-title":"Deep learning","volume":"521","author":"lecun","year":"2015","journal-title":"Nature"},{"key":"ref20","first-page":"3l","article-title":"A method to estimate the energy consumption of deep neural networks","volume":"1","author":"yang","year":"0","journal-title":"Energy"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/3037697.3037702"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JIOT.2016.2579198"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2016.41"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2017.2752706"},{"key":"ref26","year":"0","journal-title":"Power vr series 3nx neural network accelerator"},{"key":"ref25","year":"0","journal-title":"Qualcomm hexagon 685 dsp is a boon for machine learning"},{"key":"ref50","author":"cai","year":"2017","journal-title":"Neuralpower Predict and deploy energy-efficient convolutional neural networks"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1145\/3194554.3194565"},{"key":"ref59","year":"0","journal-title":"P2416-standard for power modeling to enable system level analysis"},{"key":"ref58","doi-asserted-by":"publisher","DOI":"10.1109\/SWSTE.2016.23"},{"key":"ref57","article-title":"Deepdsl: A compilation-based domain-specific language for deep learning","author":"zhao","year":"2017","journal-title":"CoRR"},{"key":"ref56","article-title":"Fine-grained energy profiling for deep convolutional neural networks on the jetson TXl","author":"rodrigues","year":"2018","journal-title":"CoRR"},{"key":"ref55","first-page":"3l","article-title":"Understanding the limitations of existing energy-efficient design approaches for deen neural networks","volume":"2","author":"chen","year":"2018","journal-title":"Energy"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1145\/3130218.3130230"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001177"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1145\/3240302.3240427"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.134"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2017.8167757"},{"key":"ref40","first-page":"675","article-title":"Sat-based compilation to a non-von neumann processor","author":"chaudhuri","year":"2017","journal-title":"Proceedings of the 36th International Conference on Comouter-Aided Desien"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2360379"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/MSST.2015.7208275"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2014.55"},{"key":"ref15","author":"ghose","year":"2018","journal-title":"Enabling the adoption of processing-in-memory Challenges mechanisms future research directions"},{"key":"ref16","author":"hennessy","year":"2011","journal-title":"Computer Architecture A Quantitative Approach"},{"key":"ref17","doi-asserted-by":"crossref","first-page":"225","DOI":"10.1146\/annurev.cs.01.060186.001301","article-title":"Dataflow architectures","volume":"1","author":"culler","year":"1986","journal-title":"Annual Review of Computer Science"},{"key":"ref18","volume":"18","author":"veen","year":"0","journal-title":"Dataflow machine architecture"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1016\/0167-739X(87)90033-1"},{"key":"ref4","first-page":"265","article-title":"Tensorflow: A system for large-scale machine learning","volume":"16","author":"abadi","year":"2016","journal-title":"OSDI"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2017.2761740"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/CVPRW.2011.5981829"},{"key":"ref5","doi-asserted-by":"crossref","first-page":"269","DOI":"10.1145\/2644865.2541967","article-title":"Diannao: A small-footprint high-throughput accelerator for ubiquitous machine-learning","volume":"49","author":"chen","year":"2014","journal-title":"ACM SIGPLAN Notices"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/216585.216588"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001177"},{"key":"ref49","author":"qi","year":"2017","journal-title":"Paleo A performance model for deep neural networks"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/977091.977115"},{"key":"ref46","author":"jia","year":"2014","journal-title":"Caffe Convolutional Architecture for Fast Feature Embedding"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.3389\/fnins.2018.00891"},{"key":"ref48","first-page":"265","article-title":"Tensorflow: a system for large-scale machine learning","volume":"16","author":"abadi","year":"2016","journal-title":"OSDI"},{"key":"ref47","article-title":"Torch7: A matlab-like environment for machine learning","author":"collobert","year":"2011","journal-title":"BigLearn NIPS Workshop"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2014.7008754"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2474396"},{"key":"ref44","article-title":"A scalable multi-core architecture with heterogeneous memory structures for dynamic neuromorphic asynchronous processors (dynaps)","author":"moradi","year":"2017","journal-title":"CoRR"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2018.112130359"}],"event":{"name":"2019 20th International Symposium on Quality Electronic Design (ISQED)","location":"Santa Clara, CA, USA","start":{"date-parts":[[2019,3,6]]},"end":{"date-parts":[[2019,3,7]]}},"container-title":["20th International Symposium on Quality Electronic Design (ISQED)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8682005\/8697223\/08697354.pdf?arnumber=8697354","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,14]],"date-time":"2022-07-14T23:11:53Z","timestamp":1657840313000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8697354\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,3]]},"references-count":60,"URL":"https:\/\/doi.org\/10.1109\/isqed.2019.8697354","relation":{},"subject":[],"published":{"date-parts":[[2019,3]]}}}