{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T03:00:42Z","timestamp":1725591642082},"reference-count":13,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,3,1]],"date-time":"2019-03-01T00:00:00Z","timestamp":1551398400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,3,1]],"date-time":"2019-03-01T00:00:00Z","timestamp":1551398400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,3,1]],"date-time":"2019-03-01T00:00:00Z","timestamp":1551398400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,3]]},"DOI":"10.1109\/isqed.2019.8697394","type":"proceedings-article","created":{"date-parts":[[2019,4,26]],"date-time":"2019-04-26T03:49:36Z","timestamp":1556250576000},"page":"278-283","source":"Crossref","is-referenced-by-count":0,"title":["A Communication-Centric Observability Selection for Post-Silicon System-on-Chip Integration Debug"],"prefix":"10.1109","author":[{"given":"Yuting","family":"Cao","sequence":"first","affiliation":[]},{"given":"Hao","family":"Zheng","sequence":"additional","affiliation":[]},{"given":"Sandip","family":"Ray","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2012.6187568"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/2429384.2429403"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228531"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/3195970.3195992"},{"key":"ref4","first-page":"352","article-title":"Efficient trace signal selection for post silicon validation and debug","author":"basu","year":"2011","journal-title":"VLSI Design"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/FMCAD.2015.7542267"},{"journal-title":"System-level trace signal selection for post-silicon debug using linear programming","year":"2015","author":"amrein","key":"ref6"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2015.7372542"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/SOCDC.2009.5423891"},{"journal-title":"AMBA AXI and ACE Protocol Specification","year":"0","key":"ref7"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2007.54"},{"key":"ref1","article-title":"Addressing post-silicon validation challenge: Leverage validation and test synergy","author":"yerramilli","year":"2006","journal-title":"Int Test Conf Keynote"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2009.5413157"}],"event":{"name":"2019 20th International Symposium on Quality Electronic Design (ISQED)","start":{"date-parts":[[2019,3,6]]},"location":"Santa Clara, CA, USA","end":{"date-parts":[[2019,3,7]]}},"container-title":["20th International Symposium on Quality Electronic Design (ISQED)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8682005\/8697223\/08697394.pdf?arnumber=8697394","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,15]],"date-time":"2022-07-15T03:12:30Z","timestamp":1657854750000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8697394\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,3]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/isqed.2019.8697394","relation":{},"subject":[],"published":{"date-parts":[[2019,3]]}}}