{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T03:03:08Z","timestamp":1725591788001},"reference-count":14,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,3,1]],"date-time":"2019-03-01T00:00:00Z","timestamp":1551398400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,3,1]],"date-time":"2019-03-01T00:00:00Z","timestamp":1551398400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,3,1]],"date-time":"2019-03-01T00:00:00Z","timestamp":1551398400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,3]]},"DOI":"10.1109\/isqed.2019.8697444","type":"proceedings-article","created":{"date-parts":[[2019,4,25]],"date-time":"2019-04-25T23:49:36Z","timestamp":1556236176000},"page":"163-169","source":"Crossref","is-referenced-by-count":1,"title":["High-Performance NoCs Employing the DSP48E1 Blocks of the Xilinx FPGAs"],"prefix":"10.1109","author":[{"given":"Prabhu Prasad","family":"B.M.","sequence":"first","affiliation":[]},{"given":"Khyamling","family":"Parane","sequence":"additional","affiliation":[]},{"given":"Basavaraj","family":"Talawar","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2016.7577317"},{"journal-title":"7 Series DSP48E1 Slice User Guide","year":"2018","key":"ref11"},{"key":"ref12","first-page":"278","article-title":"The Turn Model for Adaptive Routing","author":"glass","year":"1992","journal-title":"ISCAS 1992"},{"key":"ref13","first-page":"67","article-title":"YaNoC: Yet Another Network-on-Chip Simulation Acceleration Engine Using FPGAs","author":"prabhu prasad","year":"2018","journal-title":"VLSI 2018"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1142\/S0218126619502025"},{"key":"ref4","article-title":"On-Die Interconnects for Next Generation CMPs","author":"kundu","year":"2006","journal-title":"2006 Workshop on On- and Off-Chip Interconnection Networks for Multicore Systems"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ICNC.2011.24"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/1999946.1999970"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2011.46"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2015.378"},{"key":"ref7","first-page":"1","article-title":"Ultra-fast NoC emulation on a single FPGA","author":"chu","year":"2015","journal-title":"FPL 2015"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2012.6412128"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPSW.2014.88"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2015.7293956"}],"event":{"name":"2019 20th International Symposium on Quality Electronic Design (ISQED)","start":{"date-parts":[[2019,3,6]]},"location":"Santa Clara, CA, USA","end":{"date-parts":[[2019,3,7]]}},"container-title":["20th International Symposium on Quality Electronic Design (ISQED)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8682005\/8697223\/08697444.pdf?arnumber=8697444","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,14]],"date-time":"2022-07-14T23:12:30Z","timestamp":1657840350000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8697444\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,3]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/isqed.2019.8697444","relation":{},"subject":[],"published":{"date-parts":[[2019,3]]}}}