{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,30]],"date-time":"2025-05-30T04:47:40Z","timestamp":1748580460961,"version":"3.28.0"},"reference-count":26,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,3,1]],"date-time":"2019-03-01T00:00:00Z","timestamp":1551398400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,3,1]],"date-time":"2019-03-01T00:00:00Z","timestamp":1551398400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,3,1]],"date-time":"2019-03-01T00:00:00Z","timestamp":1551398400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,3]]},"DOI":"10.1109\/isqed.2019.8697544","type":"proceedings-article","created":{"date-parts":[[2019,4,26]],"date-time":"2019-04-26T03:49:36Z","timestamp":1556250576000},"page":"123-130","source":"Crossref","is-referenced-by-count":8,"title":["A Comprehensive Evaluation of Power Delivery Schemes for Modern Microprocessors"],"prefix":"10.1109","author":[{"given":"Jawad","family":"Haj-Yahya","sequence":"first","affiliation":[]},{"given":"Efraim","family":"Rotem","sequence":"additional","affiliation":[]},{"given":"Avi","family":"Mendelson","sequence":"additional","affiliation":[]},{"given":"Anupam","family":"Chattopadhyay","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TPEL.2012.2227821"},{"journal-title":"Processor Power Delivery Design Guidelines for Desktop LGA775 Socket","year":"2006","author":"regulator-down","key":"ref11"},{"journal-title":"and enterprise voltage regulator-down (evrd) 11 1 design guidelines","year":"2009","author":"module","key":"ref12"},{"key":"ref13","article-title":"Circuit and process innovations to enable high-performance, and power and area efficiency on the nehalem and westmere family of intel processors","volume":"14","author":"anshumali","year":"2010","journal-title":"Intel Technology Journal"},{"journal-title":"Power Distribution Networks With On-Chip Decoupling Capacitors","year":"2010","author":"jakushokas","key":"ref14"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757356"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2017.38"},{"journal-title":"SPEC","year":"2018","key":"ref17"},{"journal-title":"3DMarkVantage","year":"2018","key":"ref18"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2015.7231304"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2015.7273542"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-55595-9_7"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/HOTCHIPS.2011.7477510"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2015.7231304"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2016.7417912"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/HOTCHIPS.2012.7476478"},{"key":"ref2","article-title":"Haswells fivr extends battery life","author":"kanter","year":"2013","journal-title":"Microprocessor Report The Linley Group"},{"journal-title":"Tick tock on the rocks Intel delays 10nm adds 3rd gen 14nm core product kaby lake","year":"2015","author":"howse","key":"ref9"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/APEC.2014.6803344"},{"journal-title":"The Microsoft Surface Pro (2017) Review Evaluation","year":"2018","key":"ref20"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2014.060"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.842837"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2016.2584056"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2413400"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/2685393"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPSW.2015.70"}],"event":{"name":"2019 20th International Symposium on Quality Electronic Design (ISQED)","start":{"date-parts":[[2019,3,6]]},"location":"Santa Clara, CA, USA","end":{"date-parts":[[2019,3,7]]}},"container-title":["20th International Symposium on Quality Electronic Design (ISQED)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8682005\/8697223\/08697544.pdf?arnumber=8697544","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,15]],"date-time":"2022-07-15T03:11:53Z","timestamp":1657854713000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8697544\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,3]]},"references-count":26,"URL":"https:\/\/doi.org\/10.1109\/isqed.2019.8697544","relation":{},"subject":[],"published":{"date-parts":[[2019,3]]}}}