{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,29]],"date-time":"2025-12-29T19:02:21Z","timestamp":1767034941071,"version":"3.28.0"},"reference-count":23,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,3,1]],"date-time":"2019-03-01T00:00:00Z","timestamp":1551398400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,3,1]],"date-time":"2019-03-01T00:00:00Z","timestamp":1551398400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,3,1]],"date-time":"2019-03-01T00:00:00Z","timestamp":1551398400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,3]]},"DOI":"10.1109\/isqed.2019.8697572","type":"proceedings-article","created":{"date-parts":[[2019,4,25]],"date-time":"2019-04-25T23:49:36Z","timestamp":1556236176000},"page":"8-13","source":"Crossref","is-referenced-by-count":17,"title":["Processing-In-Memory Acceleration of Convolutional Neural Networks for Energy-Effciency, and Power-Intermittency Resilience"],"prefix":"10.1109","author":[{"given":"Arman","family":"Roohi","sequence":"first","affiliation":[]},{"given":"Shaahin","family":"Angizi","sequence":"additional","affiliation":[]},{"given":"Deliang","family":"Fan","sequence":"additional","affiliation":[]},{"given":"Ronald F","family":"DeMara","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2017.78"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744788"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2018.8297291"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/3195970.3196009"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2018.2795601"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2014.2308214"},{"key":"ref16","first-page":"5","article-title":"Reading digits in natural images with unsupervised feature learning","volume":"2011","author":"netzer","year":"2011","journal-title":"NIPS Workshop on Deep Learning and Unsupervised Feature Learning"},{"journal-title":"Tensorflow Large-scale machine learning on heterogeneous distributed systems","year":"2016","author":"abadi","key":"ref17"},{"journal-title":"Ncsu eda freepdk45","year":"2011","key":"ref18"},{"key":"ref19","article-title":"A framework for simulating hybrid mtj\/cmos circuits: Atoms to system approach","author":"panagopoulos","year":"2012","journal-title":"DATE"},{"journal-title":"Binarized Neural Networks Training Deep Neural Networks with Weights and Activations Constrained to + 1 or-1","year":"2016","author":"matthieu","key":"ref4"},{"key":"ref3","first-page":"525","article-title":"Xnor-net: Imagenet classification using binary convolutional neural networks","author":"rastegari","year":"2016","journal-title":"European Conference on Computer Vision"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001140"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/3183584.3183613"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2017.7858419"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2017.7858415"},{"journal-title":"DoReFa-Net Training Low Bitwidth Convolutional Neural Networks with Low Bitwidth Gradients","year":"2016","author":"zhou","key":"ref2"},{"key":"ref1","article-title":"Yodann: An architecture for ultra-low power binary-weight cnn acceleration","author":"andri","year":"2017","journal-title":"IEEE TCAD"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2481793"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4419-9551-3_2"},{"journal-title":"Synopsys Inc","year":"0","key":"ref22"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2016.111"},{"key":"ref23","first-page":"33","article-title":"Cacti-3dd: Architecture-level modeling for 3d die-stacked dram main memory","author":"chen","year":"2012","journal-title":"DATE 2012"}],"event":{"name":"2019 20th International Symposium on Quality Electronic Design (ISQED)","start":{"date-parts":[[2019,3,6]]},"location":"Santa Clara, CA, USA","end":{"date-parts":[[2019,3,7]]}},"container-title":["20th International Symposium on Quality Electronic Design (ISQED)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8682005\/8697223\/08697572.pdf?arnumber=8697572","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,14]],"date-time":"2022-07-14T23:12:30Z","timestamp":1657840350000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8697572\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,3]]},"references-count":23,"URL":"https:\/\/doi.org\/10.1109\/isqed.2019.8697572","relation":{},"subject":[],"published":{"date-parts":[[2019,3]]}}}