{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T08:18:40Z","timestamp":1730276320945,"version":"3.28.0"},"reference-count":16,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,3,1]],"date-time":"2019-03-01T00:00:00Z","timestamp":1551398400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,3,1]],"date-time":"2019-03-01T00:00:00Z","timestamp":1551398400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,3,1]],"date-time":"2019-03-01T00:00:00Z","timestamp":1551398400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,3]]},"DOI":"10.1109\/isqed.2019.8697605","type":"proceedings-article","created":{"date-parts":[[2019,4,25]],"date-time":"2019-04-25T23:49:36Z","timestamp":1556236176000},"page":"323-328","source":"Crossref","is-referenced-by-count":1,"title":["A Non-Slicing 3-D Floorplan Representation for Monolithic 3-D IC Design"],"prefix":"10.1109","author":[{"given":"Shantonu","family":"Das","sequence":"first","affiliation":[]},{"given":"Dae Hyun","family":"Kim","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/1353629.1353641"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2015424"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/1562514.1562519"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/43.552084"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2050012"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2012.6164969"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2013.6509679"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/2627369.2627642"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2593188"},{"key":"ref6","first-page":"639","article-title":"The 3D-Packing by Meta Data Structure and Packing Heuristics","volume":"e83 a","author":"yamazaki","year":"2000","journal-title":"IEICE Transactions on Fundamentals"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2014.2329472"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/1120725.1120899"},{"key":"ref7","first-page":"1079","article-title":"3D CBL: An Efficient Algorithm for General 3D packing Problems","author":"ma","year":"2005","journal-title":"Proc IEEE Int Midwest Symp on Circuits and Systems"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2013.2273986"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/1278349.1278350"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2013.6724593"}],"event":{"name":"2019 20th International Symposium on Quality Electronic Design (ISQED)","start":{"date-parts":[[2019,3,6]]},"location":"Santa Clara, CA, USA","end":{"date-parts":[[2019,3,7]]}},"container-title":["20th International Symposium on Quality Electronic Design (ISQED)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8682005\/8697223\/08697605.pdf?arnumber=8697605","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,14]],"date-time":"2022-07-14T23:11:53Z","timestamp":1657840313000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8697605\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,3]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/isqed.2019.8697605","relation":{},"subject":[],"published":{"date-parts":[[2019,3]]}}}