{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T09:23:53Z","timestamp":1763457833168,"version":"3.28.0"},"reference-count":22,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,3,1]],"date-time":"2019-03-01T00:00:00Z","timestamp":1551398400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,3,1]],"date-time":"2019-03-01T00:00:00Z","timestamp":1551398400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,3,1]],"date-time":"2019-03-01T00:00:00Z","timestamp":1551398400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,3]]},"DOI":"10.1109\/isqed.2019.8697712","type":"proceedings-article","created":{"date-parts":[[2019,4,26]],"date-time":"2019-04-26T03:49:36Z","timestamp":1556250576000},"page":"317-322","source":"Crossref","is-referenced-by-count":6,"title":["Impact of Double-Row Height Standard Cells on Placement and Routing"],"prefix":"10.1109","author":[{"given":"Rung-Bin","family":"Lin","sequence":"first","affiliation":[]},{"given":"Yu-Xiang","family":"Chiang","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2017.7858364"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062330"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2015.7372660"},{"key":"ref13","first-page":"65","article-title":"Mixed-cell-height detailed placement considering complex minimum-implant-area constraints","author":"chen","year":"2017","journal-title":"ICCAD"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/3060403.3060473"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2511141"},{"key":"ref16","first-page":"1237","article-title":"MrDP: Multiple-row detailed placement of heterogeneous-sized cells for advanced nodes","volume":"7","author":"lin","year":"2017","journal-title":"TCAD"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1117\/12.813462"},{"journal-title":"Mixed-height high speed reduced area cell library","year":"0","author":"penzes","key":"ref18"},{"journal-title":"Design rule development for FreePDK15 an Open source predictive process design kit for 15nm FinFET devices","year":"2014","author":"bhanushali","key":"ref19"},{"key":"ref4","article-title":"Low track height standard cell design in iN7 using scaling boosters","volume":"101480y","author":"sherazi","year":"2017","journal-title":"Proc SPIE 10148 Design-Process-Technology Co-optimization for Manufacturability XI"},{"journal-title":"7-tracks standard cell library","year":"2005","author":"nguyen","key":"ref3"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1990.111941"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2017.49"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2018.00022"},{"key":"ref7","first-page":"136","article-title":"A Multiple-row transistor placement system for full custom design","author":"chou","year":"2005","journal-title":"IEEE VLSI-TSA"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2017.8203889"},{"key":"ref1","first-page":"985","article-title":"Standard cell library design and optimization methodology for ASAP7 PDK","author":"xu","year":"2017","journal-title":"ICCAD"},{"journal-title":"Dual-height cell with variable width power rail architecture","year":"2006","author":"gheewala","key":"ref9"},{"year":"0","key":"ref20"},{"journal-title":"128\/192 AES","year":"0","key":"ref22"},{"year":"0","key":"ref21"}],"event":{"name":"2019 20th International Symposium on Quality Electronic Design (ISQED)","start":{"date-parts":[[2019,3,6]]},"location":"Santa Clara, CA, USA","end":{"date-parts":[[2019,3,7]]}},"container-title":["20th International Symposium on Quality Electronic Design (ISQED)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8682005\/8697223\/08697712.pdf?arnumber=8697712","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,15]],"date-time":"2022-07-15T03:11:52Z","timestamp":1657854712000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8697712\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,3]]},"references-count":22,"URL":"https:\/\/doi.org\/10.1109\/isqed.2019.8697712","relation":{},"subject":[],"published":{"date-parts":[[2019,3]]}}}